A Survey of High-Level Synthesis-Based Hardware (IP) Watermarking Approaches

被引：1
|
作者：
Sengupta, Anirban [1 ]
Anshul, Aditya [1 ]
机构：
[1] Indian Inst Technol Indore, Dept Comp Sci & Engn, Indore 453552, India
来源：
IEEE DESIGN & TEST | 2024年 / 41卷 / 06期
关键词：
Watermarking; Hardware; IP networks; Security; Codes; Dynamic scheduling; Resource management; PROTECTION; CORES;
D O I：
10.1109/MDAT.2024.3435056
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：70 / 83
页数：14
相关论文
共 50 条
  • [31] Optimized FPGA Implementations of Demanding PLC Programs Based on Hardware High-Level Synthesis
    Economakos, Christoforos
    Economakos, George
    2008 IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, PROCEEDINGS, 2008, : 1002 - +
  • [32] SpExSim: assessing kernel suitability for C-based high-level hardware synthesis
    Oppermann, Julian
    Sommer, Lukas
    Koch, Andreas
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (08): : 4062 - 4077
  • [33] Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis
    Henkel, Joerg
    Ernst, Rolf
    Holtmann, Ullrich
    Benner, Thomas
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 96 - 100
  • [34] FLAMEL - A HIGH-LEVEL HARDWARE COMPILER
    TRICKEY, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) : 259 - 269
  • [35] A Survey on Performance Optimization of High-Level Synthesis Tools
    Huang, Lan
    Li, Da-Lin
    Wang, Kang-Ping
    Gao, Teng
    Tavares, Adriano
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2020, 35 (03) : 697 - 720
  • [36] A survey of high-level synthesis languages and synthesizers for FPGAs
    Computer Software, 2013, 30 (01) : 76 - 84
  • [37] A Survey on Performance Optimization of High-Level Synthesis Tools
    Lan Huang
    Da-Lin Li
    Kang-Ping Wang
    Teng Gao
    Adriano Tavares
    Journal of Computer Science and Technology, 2020, 35 : 697 - 720
  • [38] A Survey and Evaluation of FPGA High-Level Synthesis Tools
    Nane, Razvan
    Sima, Vlad-Mihai
    Pilato, Christian
    Choi, Jongsok
    Fort, Blair
    Canis, Andrew
    Chen, Yu Ting
    Hsiao, Hsuan
    Brown, Stephen
    Ferrandi, Fabrizio
    Anderson, Jason
    Bertels, Koen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (10) : 1591 - 1604
  • [39] HARDWARE ASSISTED HIGH-LEVEL DEBUGGING
    GENTLEMAN, WM
    HOEKSMA, H
    JOURNAL OF SYSTEMS AND SOFTWARE, 1983, 3 (04) : 309 - 314
  • [40] High Quality IP Design using High-Level Synthesis Design Flow
    Zhu, Qiang
    Tatsuoka, Masato
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 212 - 217
12345