A Survey of High-Level Synthesis-Based Hardware (IP) Watermarking Approaches

被引：1
|
作者：
Sengupta, Anirban [1 ]
Anshul, Aditya [1 ]
机构：
[1] Indian Inst Technol Indore, Dept Comp Sci & Engn, Indore 453552, India
来源：
IEEE DESIGN & TEST | 2024年 / 41卷 / 06期
关键词：
Watermarking; Hardware; IP networks; Security; Codes; Dynamic scheduling; Resource management; PROTECTION; CORES;
D O I：
10.1109/MDAT.2024.3435056
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：70 / 83
页数：14
相关论文
共 50 条
  • [41] High-Level Synthesis for FPGAs-A Hardware Engineer's Perspective
    Lahti, Sakari
    Hamalainen, Timo D.
    IEEE ACCESS, 2025, 13 : 28574 - 28593
  • [42] Automatic hardware synthesis of multimedia synchronizers from high-level specifications
    Naik, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (06) : 743 - 751
  • [43] A global approach to improve conditional hardware reuse in high-level synthesis
    Peñalba, O
    Mendías, JM
    Hermida, R
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 47 (12) : 959 - 975
  • [44] Lower bound estimation of hardware resources for scheduling in high-level synthesis
    Zhaoxuan Shen
    Ching Chuen Jong
    Journal of Computer Science and Technology, 2002, 17 : 718 - 730
  • [45] Hardware Development of Color Image Contrast Enhancement by High-level Synthesis
    Yamawaki, Akira
    Mizumachi, Mitsunori
    Serikawa, Seiichi
    2021 IEEE REGION 10 SYMPOSIUM (TENSYMP), 2021,
  • [46] Register Allocation for High-Level Synthesis of Hardware Accelerators Targeting FPGAs
    Hempel, Gerald
    Hoyer, Jan
    Pionteck, Thilo
    Hochberger, Christian
    2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2013,
  • [47] PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators
    Robert Schreiber
    Shail Aditya
    Scott Mahlke
    Vinod Kathail
    B. Ramakrishna Rau
    Darren Cronquist
    Mukund Sivaraman
    Journal of VLSI signal processing systems for signal, image and video technology, 2002, 31 : 127 - 142
  • [48] PICO-NPA: High-level synthesis of nonprogrammable hardware accelerators
    Schreiber, R
    Aditya, S
    Mahlke, S
    Kathail, V
    Rau, BR
    Cronquist, D
    Sivaraman, M
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2002, 31 (02): : 127 - 142
  • [49] TAO - A HIERARCHICAL DESIGN REPRESENTATION FOR HIGH-LEVEL SYNTHESIS OF HARDWARE SYSTEMS
    PATEL, MRK
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 28 (1-5): : 323 - 326
  • [50] ASNet: Introducing Approximate Hardware to High-Level Synthesis of Neural Networks
    Froehlich, Saman
    Klemmer, Lucas
    Grosse, Daniel
    Drechsler, Rolf
    2020 IEEE 50TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2020), 2020, : 64 - 69
12345