Delay-locked loop and it's applications

被引：0
|
作者：
Lu, Ping [1 ]
Zheng, Zengyu [1 ]
Ren, Junyan [1 ]
机构：
[1] ASIC and Syst. Lab., Fudan Univ., Shanghai 200433, China
来源：
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2005年 / 25卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
4
引用
收藏
页码：81 / 88
相关论文
共 50 条
  • [31] Analogue delay-locked loop for spatial-phase locking
    Goodberlet, J
    Ferrera, J
    Smith, HI
    ELECTRONICS LETTERS, 1997, 33 (15) : 1269 - 1270
  • [32] A wide tuning range, fractional multiplying delay-locked loop topology for frequency hopping applications
    Tajalli, A
    Torkzadeh, P
    Atarodi, M
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (03) : 203 - 214
  • [33] An All-Digital Delay-Locked Loop for High-Speed Memory Interface Applications
    Chen, Shih-Lun
    Ho, Ming-Jing
    Sun, Yu-Ming
    Lin, Maung Wai
    Lai, Jung-Chin
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [34] A novel delay-locked loop based CMOS clock multiplier
    Birru, D
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (04) : 1319 - 1322
  • [35] A 133 MHz Radiation-Hardened Delay-Locked Loop
    Sengupta, Rajat
    Vermeire, Bert
    Clark, Lawrence T.
    Bakkaloglu, Bertan
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3626 - 3633
  • [36] A Check-and-Balance Scheme in Multiphase Delay-Locked Loop
    Chang, Shu-Yu
    Huang, Shi-Yu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (07) : 1253 - 1262
  • [37] PLD Implementation of All-digital Delay-Locked Loop
    Matic, Tomislav
    Svedek, Tomislav
    Herceg, Marijan
    PROCEEDINGS ELMAR-2008, VOLS 1 AND 2, 2008, : 249 - 252
  • [38] Design of Delay-Locked Loop for Wide Frequency Locking Range
    Chen, Hsun-Hsiang
    Wong, Zih-Hsiang
    Chen, Shen-Li
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 302 - 305
  • [39] A Wide Tuning Range, Fractional Multiplying Delay-Locked Loop Topology for Frequency Hopping Applications
    Armin Tajalli
    Pooya Torkzadeh
    Mojtaba Atarodi
    Analog Integrated Circuits and Signal Processing, 2006, 46 : 203 - 214
  • [40] A 155-MHZ CLOCK RECOVERY DELAY-LOCKED AND PHASE-LOCKED LOOP
    LEE, TH
    BULZACCHELLI, JF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1736 - 1746
12345