A 133 MHz Radiation-Hardened Delay-Locked Loop

被引：11

作者：

Sengupta, Rajat ^{[1
,2
]}

Vermeire, Bert ^{[2
]}

Clark, Lawrence T. ^{[2
]}

Bakkaloglu, Bertan ^{[2
]}

机构：

[1] Intel Corp, Hillsboro, OR 97124 USA

[2] Arizona State Univ, Dept Elect Comp & Energy Engn, Tempe, AZ 85281 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2010年 / 57卷 / 06期

关键词：

Charge pump; delay-locked loop (DLL); jitter phase-locked loop (PLL); single-event transients (SETs);

D O I：

10.1109/TNS.2010.2086485

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A radiation hardened by a design delay-locked loop (DLL) architecture for quadrature phase clock generation in a 133 MHz DDR memory designed on a foundry 0.13 mu m fabrication process is presented. The DLL employs an all-digital architecture, including a hardened digital integrator using error-correction logic. The area and power overhead due to the hardening are 32% and 37%, respectively. Simulation results demonstrate that the all-digital DLL is hardened against single-event transients with no timing impact due to hardening. Layout techniques to make the DLL hardened to multiple bit upsets are also presented.

引用

页码：3626 / 3633

页数：8

共 50 条

[1] Analysis and Design of a Delay-Locked Loop with Multiple Radiation-hardened Techniques
Yushi Chen
Yiqi Zhuang
Circuits, Systems, and Signal Processing, 2023, 42 : 130 - 146
[2] Analysis and Design of a Delay-Locked Loop with Multiple Radiation-hardened Techniques
Chen, Yushi
Zhuang, Yiqi
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (01) : 130 - 146
[3] A Radiation-Hardened Delay-Locked Loop Applied for Multiple Frequency Ranges
Chen, Yushi
Zhuang, Yiqi
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (06)
[4] Resynchronising delay-locked loop
DLR Oberpfaffenhofen, Wessling, Germany
Electron Lett, 13 (1172-1173):
[5] A 155-MHZ CLOCK RECOVERY DELAY-LOCKED AND PHASE-LOCKED LOOP
LEE, TH
BULZACCHELLI, JF
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1736 - 1746
[6] Resynchronising delay-locked loop
Wilde, A
ELECTRONICS LETTERS, 1996, 32 (13) : 1172 - 1173
[7] The Generalized Delay-Locked Loop
Wilde A.
Wireless Personal Communications, 1998, 8 (2) : 113 - 130
[8] A low power 100MHz all digital delay-locked loop
Kim, BS
Kim, LS
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1820 - 1823
[9] A 250MHz-2GHz wide range delay-locked loop
Kim, BG
Kim, LS
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 139 - 142
[10] DYNAMICS AND STABILITY OF A DELAY-LOCKED LOOP
ESTES, LE
ONEILL, EL
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1976, 21 (04) : 564 - 567

← 1 2 3 4 5 →