A 133 MHz Radiation-Hardened Delay-Locked Loop

被引：11

作者：

Sengupta, Rajat ^{[1
,2
]}

Vermeire, Bert ^{[2
]}

Clark, Lawrence T. ^{[2
]}

Bakkaloglu, Bertan ^{[2
]}

机构：

[1] Intel Corp, Hillsboro, OR 97124 USA

[2] Arizona State Univ, Dept Elect Comp & Energy Engn, Tempe, AZ 85281 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2010年 / 57卷 / 06期

关键词：

Charge pump; delay-locked loop (DLL); jitter phase-locked loop (PLL); single-event transients (SETs);

D O I：

10.1109/TNS.2010.2086485

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A radiation hardened by a design delay-locked loop (DLL) architecture for quadrature phase clock generation in a 133 MHz DDR memory designed on a foundry 0.13 mu m fabrication process is presented. The DLL employs an all-digital architecture, including a hardened digital integrator using error-correction logic. The area and power overhead due to the hardening are 32% and 37%, respectively. Simulation results demonstrate that the all-digital DLL is hardened against single-event transients with no timing impact due to hardening. Layout techniques to make the DLL hardened to multiple bit upsets are also presented.

引用

页码：3626 / 3633

页数：8

共 50 条

[21] Delay-locked loop with generalized detector characteristic
Wilde, A
IEEE ISSSTA '96 - IEEE FOURTH INTERNATIONAL SYMPOSIUM ON SPREAD SPECTRUM TECHNIQUES & APPLICATIONS, PROCEEDINGS, VOLS 1-3, 1996, : 450 - 454
[22] THEORY AND NOISE DYNAMICS OF DELAY-LOCKED LOOP
LINDGREN, AG
PINKOS, RF
SCHUMACHER, ME
IEEE TRANSACTIONS ON GEOSCIENCE ELECTRONICS, 1970, GE 8 (01): : 30 - +
[23] 100MHz all-digital delay-locked loop for low power application
Kim, BS
Kim, LS
ELECTRONICS LETTERS, 1998, 34 (18) : 1739 - 1740
[24] Fault and Soft Error Tolerant Delay-Locked Loop
Yang, Jun-Yu
Huang, Shi-Yu
2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 108 - 113
[25] A Clock Generator Based on Multiplying Delay-Locked Loop
Hwang, Chorng-Sii
Chu, Ting-Li
Chen, Wen-Cheng
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 98 - 102
[26] Multimode clock generation using delay-locked loop
Susplugas, O
Philippe, P
ELECTRONICS LETTERS, 2003, 39 (04) : 347 - 349
[27] A reduced reference spur multiplying delay-locked loop
Wang, Xin Jie
Kwasniewski, Tadeusz
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (08) : 1620 - 1627
[28] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
Chuang, Chi-Nan
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854
[29] MULTIFREQUENCY ZERO-JITTER DELAY-LOCKED LOOP
EFENDOVICH, A
AFEK, Y
SELLA, C
BIKOWSKY, Z
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 67 - 70
[30] Noise Immunity Modeling and Analysis of Delay-Locked Loop
Park, InYoung
Jang, IkChan
Jung, WonJoo
Kim, SoYoung
2015 IEEE 19TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2015,

← 1 2 3 4 5 →