共 50 条
- [42] Spatial-phase-locked electron-beam lithography with a delay-locked loop JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06): : 2293 - 2297
- [43] A Multiphase All-Digital Delay-Locked Loop with Reuse SAR PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 939 - 942
- [44] A low jitter delay-locked loop with a realignment duty cycle corrector IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 75 - 76
- [45] A harmonic quadrature LO generator using a 90′ delay-locked loop ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 127 - 130
- [47] A Low-Jitter Multiphase Digital Delay-Locked Loop for Nuclear Instruments and Biomedical Imaging Applications ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 3, 2010, : 563 - +
- [48] Reliability Analysis of a Delay-Locked Loop Under HCI and BTI Degradation 2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
- [49] Fast-Tracking Delay-Locked Loop for UWB Communication Systems 2013 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2013,
- [50] A 0.15 to 2.2 GHz All-Digital Delay-Locked Loop 2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 261 - 264