Parameterized hardware libraries for configurable system-on-chip technology

被引：0

作者：

Luk, Wayne ^{[1
]}

Kean, Tom ^{[1
]}

Derbyshire, Arran ^{[1
]}

Gause, Jörn ^{[1
]}

McKeever, Steve ^{[1
]}

Mencer, Oskar ^{[1
]}

Yeow, Allen ^{[1
]}

机构：

[1] Department of Computing, Imperial College, 180 Queens Gate, London SW7 2BZ, United Kingdom

来源：

Canadian Journal of Electrical and Computer Engineering | 2001年 / 26卷 / 3-4期

关键词：

Algorithms - Application specific integrated circuits - Computer hardware - Computer simulation - Cryptography - Field programmable gate arrays - High level languages - Microcontrollers - Polynomials;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Two key components in configurable system-on-chip (CSoC) devices are instruction processors and field-programmable logic. This paper describes a framework, based on the Pebble language, that can be used to produce parameterized hardware libraries. Such libraries facilitate the development of user-defined hardware on the field-programmable logic to enhance the capability of the instruction processors in CSoC designs. Libraries are presented that support parameterization of the amount of pipelining and serialization to provide implementations with different trade-offs in resource usage and performance. These libraries have been developed to meet the requirements in terms of efficiency, validability, and ease of use. A case study involving DES encryption for Triscend E5 devices is presented.

引用

页码：125 / 129

共 50 条

[31] Performance Analysis of Reconfigurable Ultrasonic System-on-Chip Hardware Platform
Govindan, Pramod
Gilliland, Spenser
Kasaeifard, Alireza
Gonnot, Thomas
Saniie, Jafar
2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1550 - 1553
[32] Hardware/software instruction set configurability for system-on-chip processors
Wang, A
Killian, E
Maydan, D
Rowen, C
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 184 - 188
[33] A low-cost configurable PWM controller using programmable system-on-chip
Li, QM
PESC'03: 2003 IEEE 34TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2003, : 1169 - 1174
[34] Trends and challenges with system-on-chip technology for multimedia system design
Chen, YK
Kung, SY
2005 Emerging Information Technology Conference (EITC), 2005, : 34 - 37
[35] Smaller technology creates larger system-on-chip capability
Lipman, J
EDN, 1998, 43 (08) : 16 - +
[36] VPN acceleration using reconfigurable System-on-Chip technology
Wee, C. M.
Sutton, P. R.
Bergmann, N. W.
Williams, J. A.
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 281 - +
[37] Software-Hardware Complex for Accelerating System-on-Chip Design Verification
A. P. Solodovnikov
A. L. Pereverzev
A. M. Silantyev
Russian Microelectronics, 2024, 53 (7) : 722 - 727
[38] A hardware and software monitor for high-level system-on-chip verification
El Shobaki, M
Lindh, L
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 56 - 61
[39] SOI CMOS technology for RF system-on-chip applications
Yue, J., 1600, Horizon House (45):
[40] A system-on-chip bus architecture for hardware Trojan protection in security chips
Liu, Changlong
Zhao, Yiqiang
Shi, Yafeng
Gao, Xingbo
2011 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2011, 2011,

← 1 2 3 4 5 →