Parameterized hardware libraries for configurable system-on-chip technology

被引：0

作者：

Luk, Wayne ^{[1
]}

Kean, Tom ^{[1
]}

Derbyshire, Arran ^{[1
]}

Gause, Jörn ^{[1
]}

McKeever, Steve ^{[1
]}

Mencer, Oskar ^{[1
]}

Yeow, Allen ^{[1
]}

机构：

[1] Department of Computing, Imperial College, 180 Queens Gate, London SW7 2BZ, United Kingdom

来源：

Canadian Journal of Electrical and Computer Engineering | 2001年 / 26卷 / 3-4期

关键词：

Algorithms - Application specific integrated circuits - Computer hardware - Computer simulation - Cryptography - Field programmable gate arrays - High level languages - Microcontrollers - Polynomials;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Two key components in configurable system-on-chip (CSoC) devices are instruction processors and field-programmable logic. This paper describes a framework, based on the Pebble language, that can be used to produce parameterized hardware libraries. Such libraries facilitate the development of user-defined hardware on the field-programmable logic to enhance the capability of the instruction processors in CSoC designs. Libraries are presented that support parameterization of the amount of pipelining and serialization to provide implementations with different trade-offs in resource usage and performance. These libraries have been developed to meet the requirements in terms of efficiency, validability, and ease of use. A case study involving DES encryption for Triscend E5 devices is presented.

引用

页码：125 / 129

共 50 条

[11] Configurable parallel memory implementation for system-on-chip designs
Vanne, J
Aho, E
Kuusilinna, K
Hämäläinen, T
SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 237 - 248
[12] Hardware/Software Co-Design of A Dynamically Configurable SHA-3 System-on-Chip (SoC)
Ahmed, Khaled E.
Farag, Mohammed M.
2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 617 - 620
[13] Comparison of hardware IP components for system-on-chip
Salminen, E
Kuusihnna, K
Hämäläinen, TD
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 69 - 73
[14] The problem of hardware Trojans detection in system-on-chip
DAD Department, Kharkov National University of Radio Electronics, 14, Lenin Ave., Kharkov, 61166, Ukraine
Exp. Des. Appl. CAD Syst. Microelectron. - Proc. Int. Conf., CADSM, (178-179):
[15] The Problem of Hardware Trojans Detection in System-on-Chip
Adamov, Alexander
Saprykin, Alexander
Melnik, Dmitriy
Lukashenko, Olga
EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2009, : 178 - 179
[16] Multiprocessor system-on-chip (MPSoC) technology
Wolf, Wayne
Jerraya, Ahmed Amine
Martin, Grant
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) : 1701 - 1713
[17] Hardware/Software Partitioning of Embedded System-on-Chip Applications
Tang, Jia Wei
Hau, Yuan Wen
Marsono, M. N.
2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 331 - 336
[18] Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA
Borgio, Simone
Bosisio, Davide
Ferrandi, Fabrizio
Monchiero, Matteo
Santambrogio, Marco D.
Sciuto, Donatella
Tumeo, Antonino
2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 107 - +
[19] Architecture of the reconfigurable ultrasonic system-on-chip hardware platform
Gilliland, Spenser
Govindan, Pramod
Saniie, Jafar
IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 301 - 308
[20] Formal modelling of synchronous hardware components for System-on-Chip
Westerlund, Tomi
Plosila, Juha
2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 116 - 119

← 1 2 3 4 5 →