VLSI SPURS SELF-TESTING.

被引：0
|
作者：
Lyman, Jerry
机构：
来源：
Electronics | 1980年 / 53卷 / 27期
关键词：
INTEGRATED CIRCUITS - Very Large Scale Integration;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
All involved in the semiconductor industry know that very large-scale integrated circuits raise correspondingly large-scle problems for automated IC testing. Methods of self testing based on two approaches are presented. Test systems can be built on circuit boards for go/no-go indication or on chips for added fault detection.
引用
下载
收藏
相关论文
共 50 条
  • [41] Rectangle Placement for VLSI Testing
    Aharoni, Merav
    Boni, Odellia
    Freund, Ari
    Goren, Lidor
    Ibraheem, Wesam
    Segev, Tamir
    INTEGRATION OF AI AND OR TECHNIQUES IN CONSTRAINT PROGRAMMING, 2015, 9075 : 18 - 30
  • [42] Testing the printability of VLSI layouts
    Martins, R
    Kirchauer, H
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 186 - 191
  • [43] TESTING VLSI REGULAR ARRAYS
    MARNANE, WP
    MOORE, WR
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 153 - 177
  • [44] ENHANCED TESTING OF VLSI DEVICES
    MEREDITH, R
    ELECTRONICS AND POWER, 1983, 29 (06): : 499 - 501
  • [45] On energy efficiency of VLSI testing
    Wu, CW
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 132 - 137
  • [46] On-line testing for VLSI
    Nicolaidis, M
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 1042 - 1042
  • [47] DESIGN OF A RELIABLE AND SELF-TESTING VLSI DATAPATH USING RESIDUE CODING TECHNIQUES
    SAYERS, IL
    KINNIMENT, DJ
    CHESTER, EG
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1986, 133 (03): : 169 - 179
  • [48] DESIGN OF A RELIABLE AND SELF-TESTING VLSI DATAPATH USING RESIDUE CODING TECHNIQUES
    SAYERS, IL
    KINNIMENT, DJ
    CHESTER, EG
    IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1986, 133 (03): : 129 - 139
  • [49] Getting errors to catch themselves - Self-testing of VLSI circuits with built-in hardware
    Das, SR
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 941 - 955
  • [50] A new test pattern generator design approach for VLSI built-in self-testing
    Yarmolik, VN
    Murashko, IA
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1995, (06): : 25 - 35
12345