Ultra-thin oxynitride gate dielectrics for 0.18 μm CMOS and beyond

被引：0
|
作者：
Takayanagi, Mariko [1 ]
Toyoshima, Yoshiaki [1 ]
机构：
[1] Toshiba Corp, Yokohama, Japan
来源：
International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] RECENT DEVELOPMENTS IN ULTRA-THIN OXYNITRIDE GATE DIELECTRICS
    HAN, LK
    BHAT, M
    WRISTERS, D
    WANG, HH
    KWONG, DL
    MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 89 - 96
  • [2] Reliability and integration of ultra-thin gate dielectrics for advanced CMOS
    Buchanan, DA
    Lo, SH
    MICROELECTRONIC ENGINEERING, 1997, 36 (1-4) : 13 - 20
  • [3] Ultra-thin oxynitride gate dielectrics by pulsed-RF DPN for 65 nm General Purpose CMOS applications
    Veloso, A
    Cubaynes, FN
    Rothschild, A
    Mertens, S
    Degraeve, R
    O'Connor, R
    Olsen, C
    Date, L
    Schaekers, M
    Dachs, C
    Jurczak, M
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 239 - 242
  • [4] ULTRA-THIN LPCVD SILICON OXYNITRIDE DIELECTRICS FOR VLSI
    PAN, P
    ABERNATHEY, J
    GEISS, P
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (11) : C626 - C626
  • [5] Evaluation of ultra-thin gate stack dielectrics for 0.1 μm PMOSFETs
    Srivastava, A
    Osburn, CM
    Yee, KF
    Heinisch, HH
    Vogel, EM
    Ahmed, KZ
    Wang, Z
    Min, K
    Timberlake, B
    Parker, C
    Wortman, JJ
    Hauser, JR
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 81 - 88
  • [6] Investigation of Cs+ Bombardment Effects in Ultra-Thin Oxynitride Gate Dielectrics Characterization by DSIMS
    Wang, Yun
    Ong, Kian Kok
    Mo, Zhi Qiang
    Teo, Han Wei
    Zhao, Si Ping
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [7] Depth profiling of ultra-thin oxynitride gate dielectrics by using MCs2+ technique
    Gui, D.
    Mo, Z. Q.
    Xing, Z. X.
    Huang, Y. H.
    Hua, Y. N.
    Zhao, S. P.
    Cha, L. Z.
    APPLIED SURFACE SCIENCE, 2008, 255 (04) : 1437 - 1439
  • [8] Investigation of stress induced leakage current in CMOS structures with ultra-thin gate dielectrics
    Jahan, C
    Barla, K
    Ghibaudo, G
    MICROELECTRONICS AND RELIABILITY, 1997, 37 (10-11): : 1529 - 1532
  • [9] COMPARISON OF ULTRA-THIN GATE DIELECTRICS FOR 0.1 MU-M MOS DEVICES
    BENISTANT, F
    MONDON, F
    MARTIN, F
    GUEGAN, G
    MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 105 - 108
  • [10] Study of nitridation plasma for ultra-thin gate dielectrics of 65 nm technology node and beyond
    Wu, HM
    Gao, D
    Mo, MX
    Zhou, N
    Chen, J
    Zhu, B
    Ning, J
    Bonfanti, P
    Kuo, J
    Li, M
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 415 - 418
12345