Ultra-thin oxynitride gate dielectrics for 0.18 μm CMOS and beyond

被引:0
|
作者
Takayanagi, Mariko [1 ]
Toyoshima, Yoshiaki [1 ]
机构
[1] Toshiba Corp, Yokohama, Japan
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [21] Electrical characterization of ultra-thin oxides and high K gate dielectrics
    Hillard, RJ
    Howland, WH
    Mazur, RG
    Hobbs, CC
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 105 - 112
  • [22] Thickness measurement of ultra-thin gate dielectrics under inversion condition
    Zhu, WJ
    Khare, M
    Snare, J
    Varekamp, PR
    Ku, SH
    Agnello, P
    Chen, TC
    Ma, TP
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 212 - 215
  • [23] Ultra-thin gate oxide technology for high performance CMOS
    Momose, HS
    Nakamura, S
    Katsumata, Y
    Iwai, H
    ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY, 1997, 1997 (03): : 235 - 246
  • [24] Ultra-thin gate oxide lifetime projection and degradation mechanism beyond 90 nm CMOS technology
    Lin, Cheng-Li
    Kao, Tom
    Chen, Ju-Ping
    Yang, Jeff Y. C.
    Su, K. C.
    2006 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2006, : 186 - +
  • [25] Analysis of evolution to and beyond quasi-breakdown in ultra-thin oxide and oxynitride
    Okandan, M., 2000, IEEE, Piscataway, NJ, United States
  • [26] Characterization of ultrathin plasma nitrided gate dielectrics in pMOSFET for 0.18μm technology and beyond
    Tan, SS
    Ang, CH
    Lek, CM
    Chen, TP
    Cho, BJ
    See, A
    Chan, L
    PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 254 - 258
  • [27] SILC during NBTI stress in PMOSFETs with ultra-thin SiON gate dielectrics
    Cao, Yan-Rong
    Hao, Yue
    Ma, Xiao-Hua
    Yu, Lei
    Hu, Shi-Gang
    CHINESE PHYSICS LETTERS, 2008, 25 (04) : 1427 - 1430
  • [28] Reliability challenges of high performance PD SOICMOS with ultra-thin gate dielectrics
    Zhao, E
    Zhang, J
    Salman, A
    Subba, N
    Chan, J
    Marathe, A
    Beebe, S
    Taylor, K
    SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 1703 - 1708
  • [29] Advantage of the structure and the electrical properties of epitaxial ultra-thin zirconia gate dielectrics
    Kiguchi, Takanori
    Wakiya, Naoki
    Tanaka, Junzo
    Shinozaki, Kazuo
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2008, 148 (1-3): : 30 - 34
  • [30] Optical metrology for ultra-thin oxide and high-K gate dielectrics
    Chism, WW
    Diebold, AC
    Price, J
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 2003, 683 : 124 - 128