Advantage of the structure and the electrical properties of epitaxial ultra-thin zirconia gate dielectrics

被引:6
|
作者
Kiguchi, Takanori [1 ]
Wakiya, Naoki [2 ]
Tanaka, Junzo [3 ]
Shinozaki, Kazuo [3 ]
机构
[1] Tokyo Inst Technol, Ctr Adv Mat Anal, Meguro Ku, Tokyo 1528550, Japan
[2] Shizuoka Univ, Dept Mat Sci, Shizuoka 4328561, Japan
[3] Tokyo Inst Technol, Dept Met & Ceram Sci, Tokyo 1528550, Japan
关键词
zirconia; gate dielectrics; size effect; monoclinic phase; tetragonal phase; transmission electron microscopy;
D O I
10.1016/j.mseb.2007.09.037
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
For this study, the authors fabricated non-doped 00 1 epitaxial ZrO2 gate dielectrics with small density of extrinsic defects and charges in the size effect. Wide-angle X-ray reciprocal space mapping and high-resolution transmission electron microscope (HRTEM) analyses showed many 90 degrees and 180 degrees domains. The 0 0 1 planes nearly align in the out-of-plane direction for 17-nm ZrO2 thin films. On the other hand, the nanoscale monoclinic phase precipitated coherently in a tetragonal matrix for 3-nm ZrO2 thin films. Capacitance-voltage (C-V measurements suggest that the C-V curve of ZrO2 thin film has a charge-injection type hysteresis. The width is 26 mV for the 17-nm ZrO2 thin film and less than 2 mV for the 3-nm ZrO2 ultra-thin film. (C) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:30 / 34
页数:5
相关论文
共 50 条
  • [1] Electrical characterization of ultra-thin oxides and high K gate dielectrics
    Hillard, RJ
    Howland, WH
    Mazur, RG
    Hobbs, CC
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 105 - 112
  • [2] RECENT DEVELOPMENTS IN ULTRA-THIN OXYNITRIDE GATE DIELECTRICS
    HAN, LK
    BHAT, M
    WRISTERS, D
    WANG, HH
    KWONG, DL
    MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 89 - 96
  • [3] Study on Mechanism of Thermal Curing in Ultra-thin Gate Dielectrics
    Mitani, Yuichiro
    Higashi, Yusuke
    Nakasaki, Yasushi
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [4] Study on ultra-thin gate dielectrics: Surface preparation and reliability
    Jia, L
    Chai, SM
    Xu, QX
    Qian, H
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 120 - 122
  • [5] Ultra-thin gate dielectrics: They break down, but do they fail?
    Weir, BE
    Silverman, PJ
    Monroe, D
    Krisch, KS
    Alam, MA
    Alers, GB
    Sorsch, TW
    Timp, GL
    Baumann, F
    Liu, CT
    Ma, Y
    Hwang, D
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 73 - 76
  • [6] Remote charge scattering in MOSFETs with ultra-thin gate dielectrics
    Krishnan, MS
    Yeo, YC
    Lu, Q
    King, TJ
    Bokor, J
    Hu, CM
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 571 - 574
  • [7] Reliability and integration of ultra-thin gate dielectrics for advanced CMOS
    Buchanan, DA
    Lo, SH
    MICROELECTRONIC ENGINEERING, 1997, 36 (1-4) : 13 - 20
  • [8] Modeling and simulation of tunneling through ultra-thin gate dielectrics
    Schenk, A
    Heiser, G
    JOURNAL OF APPLIED PHYSICS, 1997, 81 (12) : 7900 - 7908
  • [9] Ultra-thin epitaxial zirconia oxide on silicon with crystalline interface
    Wang, SJ
    Ong, CK
    Xu, SY
    Chen, P
    COMMAD 2000 PROCEEDINGS, 2000, : 543 - 546
  • [10] Evaluation of ultra-thin gate stack dielectrics for 0.1 μm PMOSFETs
    Srivastava, A
    Osburn, CM
    Yee, KF
    Heinisch, HH
    Vogel, EM
    Ahmed, KZ
    Wang, Z
    Min, K
    Timberlake, B
    Parker, C
    Wortman, JJ
    Hauser, JR
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 81 - 88