Pipelined VLSI architecture for adaptive image compression

被引：0
|
作者：
Acharya, T. [1 ,2 ,4 ,5 ]
Chen, Po-Yueh [3 ]
Jafarkhani, H. [3 ]
机构：
[1] Intel Corporation, 5000 West Chandler Boulevard, Chandler, AZ 85226, United States
[2] Arizona State University, Department of Electrical Engineering, Tempe, AZ 85287, United States
[3] Institute for Systens Research, University of Maryland, College Park, MD 20742, United States
[4] Department of Electronics, Indian Institute of Technology, Kharagpur, India
[5] Institute for Systems Research, Inst. for Advanced Computer Studies, University of Maryland, College Park, MD, United States
来源：
International Journal of Robotics and Automation | 1999年 / 14卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：115 / 123
相关论文
共 50 条
  • [1] JAGUAR - A FULLY PIPELINED VLSI ARCHITECTURE FOR JPEG IMAGE COMPRESSION STANDARD
    KOVAC, M
    RANGANATHAN, N
    PROCEEDINGS OF THE IEEE, 1995, 83 (02) : 247 - 258
  • [2] A New Pipelined VLSI Architecture for JPEG-LS Compression Algorithm
    Lei, Jie
    Li, Yunsong
    Kong, Fanqiang
    Wu, Chengke
    SATELLITE DATA COMPRESSION, COMMUNICATION, AND PROCESSING IV, 2008, 7084
  • [3] A VLSI Architecture for Wavelet Based Image Compression
    Kidav, Jayaraj U.
    Ajeesh, P. A.
    Vasudev, Drisya
    Deepak, V. S.
    Menon, Aiswarya
    ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 603 - +
  • [4] Implementation of a novel adaptive coding using VLSI architecture for data compression in image processing
    Kiranmaye, G.
    Sridhar, B.
    Multimedia Tools and Applications, 2024, 83 (38) : 85801 - 85823
  • [5] Pipelined architecture for image segmentation by adaptive progressive thresholding
    Asari, K.V.
    Srikanthan, T.
    Kumar, S.
    Radhakrishnan, D.
    Microprocessors and Microsystems, 1999, 23 (08): : 493 - 499
  • [6] A pipelined architecture for image segmentation by adaptive progressive thresholding
    Asari, KV
    Srikanthan, T
    Kumar, S
    Radhakrishnan, D
    MICROPROCESSORS AND MICROSYSTEMS, 1999, 23 (8-9) : 493 - 499
  • [7] Image Processing VLSI Architecture Based on Data Compression
    Hariyama, Masanori
    Yoshida, Hisashi
    Kameyama, Michitaka
    Kobayashi, Yasubiro
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 430 - +
  • [8] Efficient VLSI Architecture of Visual Distortion Sensitivity Based Spatially Adaptive Quantization for Image Compression
    Cao, Haiheng
    Zhang, Yongfei
    Jiang, Hongxu
    2013 6TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), VOLS 1-3, 2013, : 198 - 202
  • [9] A function-pipelined architecture and VLSI chip for MPEG video image coding
    Wu, CM
    Chou, ZH
    Chen, YL
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1995, 41 (04) : 1127 - 1137
  • [10] A pipelined VLSI architecture for a list sphere decoder
    Lee, Jin
    Park, Sin-Chong
    Park, Sungchung
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 397 - +
12345