Pipelined VLSI architecture for adaptive image compression

被引：0
|
作者：
Acharya, T. [1 ,2 ,4 ,5 ]
Chen, Po-Yueh [3 ]
Jafarkhani, H. [3 ]
机构：
[1] Intel Corporation, 5000 West Chandler Boulevard, Chandler, AZ 85226, United States
[2] Arizona State University, Department of Electrical Engineering, Tempe, AZ 85287, United States
[3] Institute for Systens Research, University of Maryland, College Park, MD 20742, United States
[4] Department of Electronics, Indian Institute of Technology, Kharagpur, India
[5] Institute for Systems Research, Inst. for Advanced Computer Studies, University of Maryland, College Park, MD, United States
来源：
International Journal of Robotics and Automation | 1999年 / 14卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：115 / 123
相关论文
共 50 条
  • [41] Novel Pipelined Neural Network Architecture for Image Compression and Decompression in terms of Low Power and Optimized Area
    Mohan, Murali S.
    Sathyanarayana, P.
    FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,
  • [42] Real-time image compression based on wavelet vector quantization, algorithm and VLSI architecture
    Hatami, S
    Sharifi, S
    Ahmadi, H
    Kamarei, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2381 - 2384
  • [43] A novel VLSI architecture for image compression model using low power Discrete Cosine Transform
    Vijaya Prakash, A.M.
    Gurumurthy, K.S.
    World Academy of Science, Engineering and Technology, 2010, 72 : 354 - 361
  • [44] A Simple Novel Floating Point Matrix Multiplier VLSI Architecture for Digital Image Compression Applications
    Mukkara, Lakshmi Kiran
    Ramanaiah, K. Venkata
    PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), 2018, : 331 - 336
  • [45] A Highly Pipelined and Highly Parallel VLSI Architecture of CABAC Encoder for UHDTV Applications
    Fu, Chen
    Sun, Heming
    Zhang, Zhiqiang
    Zhou, Jinjia
    SENSORS, 2023, 23 (09)
  • [46] A pipelined architecture for normalized LMS adaptive digital filters
    Harada, A
    Nishikawa, K
    Kiya, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (02) : 223 - 229
  • [47] A pipelined architecture for the normalized LMS adaptive digital filters
    Harada, A
    Nishikawa, K
    Kiya, H
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 73 - 76
  • [48] A VLSI implementation of an arithmetic coder for image compression
    Peon, M
    Osorio, RR
    Bruguera, JD
    23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 591 - 598
  • [49] A VLSI MOTION ESTIMATOR FOR VIDEO IMAGE COMPRESSION
    WU, CM
    YEH, DK
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (04) : 837 - 846
  • [50] Lossless compression,of VLSI layout image data
    Dai, Vito
    Zakhor, Avideh
    IEEE TRANSACTIONS ON IMAGE PROCESSING, 2006, 15 (09) : 2522 - 2530
12345