Pipelined VLSI architecture for adaptive image compression

被引：0
|
作者：
Acharya, T. [1 ,2 ,4 ,5 ]
Chen, Po-Yueh [3 ]
Jafarkhani, H. [3 ]
机构：
[1] Intel Corporation, 5000 West Chandler Boulevard, Chandler, AZ 85226, United States
[2] Arizona State University, Department of Electrical Engineering, Tempe, AZ 85287, United States
[3] Institute for Systens Research, University of Maryland, College Park, MD 20742, United States
[4] Department of Electronics, Indian Institute of Technology, Kharagpur, India
[5] Institute for Systems Research, Inst. for Advanced Computer Studies, University of Maryland, College Park, MD, United States
来源：
International Journal of Robotics and Automation | 1999年 / 14卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：115 / 123
相关论文
共 50 条
  • [21] VLSI PIPELINED TREES AND PYRAMIDS FOR IMAGE-PROCESSING
    ANTOLA, A
    NEGRINI, R
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : B130 - B133
  • [22] A PIPELINED ADAPTIVE LATTICE FILTER ARCHITECTURE
    SHANBHAG, NR
    PARHI, KK
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (05) : 1925 - 1939
  • [23] ARCHITECTURE AND CAD FOR HIGH-PERFORMANCE PIPELINED VLSI SUBSYSTEMS
    SMITH, SG
    MORGAN, RW
    PAYNE, JG
    SYSTOLIC ARRAY PROCESSORS, 1989, : 379 - 387
  • [24] Pipelined VLSI Architecture using CORDIC for Transform Domain Equalizer
    Banerjee, Ayan
    Dhar, Anindya Sundar
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (01): : 39 - 48
  • [25] Pipelined VLSI architecture of the Viterbi decoder for IMT-2000
    Shim, B
    Suh, JC
    GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, 1999, : 158 - 162
  • [26] VLSI architecture for SAR data compression
    Jeong, H
    Park, JH
    Ryu, HY
    Kwon, JB
    Oh, Y
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2002, 38 (02) : 427 - 440
  • [27] VLSI ARCHITECTURE FOR IMAGE TRANSFORMATION
    CHENG, HD
    TANG, YY
    SUEN, CY
    GAO, QS
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : B124 - B126
  • [28] A VLSI architecture for image reconstruction
    Martins, CAPS
    Kofuji, ST
    Zuffo, JA
    Moreno, ED
    1997 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS I AND II: ENGINEERING INNOVATION: VOYAGE OF DISCOVERY, 1997, : 540 - 543
  • [29] Area-Efficient Pipelined VLSI Architecture for Polar Decoder
    Tan, Weihang
    Wang, Antian
    Xu, Yunhao
    Lao, Yingjie
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 352 - 357
  • [30] Pipelined VLSI Architecture using CORDIC for Transform Domain Equalizer
    Ayan Banerjee
    Anindya Sundar Dhar
    Journal of Signal Processing Systems, 2013, 70 : 39 - 48
12345