High-speed frequency synthesizer based on a pulsed phase-locked system with a frequency divider

被引：0
|
作者：
Shakhgil'dyan, V.V.
Shamshin, S.V.
机构：
来源：
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika) | 1991年 / 46卷 / 04期
关键词：
Frequency Synthesizers - Testing - Phase Modulation - Phase Shift Keying;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Frequency synthesizers operating in the meter decimeter wavelength bands are designed by indirect synthesis based on pulsed phase-locked loops (PPLL). This makes it possible to develop comparatively simple, reliable frequency synthesizers with good spectral properties.It is very important to achieve a high operating speed. Transient time is reduced by connecting a fractional variable-ratio divider (FVRD) to the PPLL loop which makes it possible with a fixed frequency step to increase the comparison frequency in the PPLL loop and improve its dynamic properties.
引用
收藏
页码：10 / 16
相关论文
共 50 条
  • [31] FREQUENCY AGILE PHASE-LOCKED LOOP SYNTHESIZER FOR A COMMUNICATIONS SATELLITE.
    Rhodes, Russell R.
    Hutchinson, Warren K.
    Hutchinson Jr., Ben H.
    NTC Conference Record - National Telecommunications Conference, 1980, 1 : 1 - 22
  • [32] Overhead Minimization Techniques for Digital Phase-Locked Loop Frequency Synthesizer
    Chen, Mike Shuo-Wei
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 682 - 685
  • [33] A HIGH-SPEED DIRECT FREQUENCY-SYNTHESIZER
    SAUL, PH
    TAYLOR, DG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 215 - 219
  • [34] A WIDE BAND AND HIGH-SPEED FREQUENCY DIVIDER
    Yang, Jiansheng
    Shi, Jiangyi
    Ma, Peijun
    Zhang, Shanshan
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [35] HIGH-SPEED PROGRAMMABLE FREQUENCY-DIVIDER
    POTALUI, VP
    SEMANOV, BA
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1987, 30 (03) : 593 - 594
  • [36] A Fast Automatic Frequency Calibration (AFC) Scheme for Phase-Locked Loop (PLL) Frequency Synthesizer
    Jeong, Chan-Young
    Choi, Dong-Ho
    Yoo, Changsik
    RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, : 527 - 530
  • [37] An Improved Fast Acquisition Phase Frequency Detector for High Speed Phase-Locked Loops
    Zhang, Lei
    Wang, Zongmin
    Zhang, Tieliang
    Peng, Xinmang
    ADVANCES IN MATERIALS, MACHINERY, ELECTRONICS II, 2018, 1955
  • [38] A lock-in enhanced phase-locked loop with high speed phase frequency detector
    Chow, HC
    Yeh, NL
    ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 401 - 404
  • [39] Analysis and Implementation of a Frequency Synthesizer Based on Dual Phase-Locked Loops in Cesium Atomic Clock
    Guo, Guangkun
    Li, Chao
    Hou, Dong
    Liu, Ke
    Sun, Fuyu
    Zhang, Shougang
    APPLIED SCIENCES-BASEL, 2023, 13 (16):
  • [40] PHASE-LOCKED LOOP BASED FREQUENCY ADDER
    WULICH, D
    SIGNAL PROCESSING, 1986, 10 (03) : 245 - 252
12345