High-speed frequency synthesizer based on a pulsed phase-locked system with a frequency divider

被引：0
|
作者：
Shakhgil'dyan, V.V.
Shamshin, S.V.
机构：
来源：
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika) | 1991年 / 46卷 / 04期
关键词：
Frequency Synthesizers - Testing - Phase Modulation - Phase Shift Keying;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Frequency synthesizers operating in the meter decimeter wavelength bands are designed by indirect synthesis based on pulsed phase-locked loops (PPLL). This makes it possible to develop comparatively simple, reliable frequency synthesizers with good spectral properties.It is very important to achieve a high operating speed. Transient time is reduced by connecting a fractional variable-ratio divider (FVRD) to the PPLL loop which makes it possible with a fixed frequency step to increase the comparison frequency in the PPLL loop and improve its dynamic properties.
引用
收藏
页码：10 / 16
相关论文
共 50 条
  • [41] A 2 GHz phase-locked loop frequency synthesizer with on-chip VCO
    Ahola, R
    Vikla, J
    Lindfors, S
    Routama, J
    Halonen, K
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (01) : 43 - 54
  • [42] A 2 GHz Phase-Locked Loop Frequency Synthesizer with On-Chip VCO
    Rami Ahola
    Jyrki Vikla
    Saska Lindfors
    Jarkko Routama
    Kari Halonen
    Analog Integrated Circuits and Signal Processing, 1999, 18 : 43 - 54
  • [43] A 0.56 THz Phase-Locked Frequency Synthesizer in 65 nm CMOS Technology
    Zhao, Yan
    Chen, Zuow-Zun
    Du, Yuan
    Li, Yilei
    Al Hadi, Richard
    Virbila, Gabriel
    Xu, Yinuo
    Kim, Yanghyo
    Tang, Adrian
    Reck, Theodore J.
    Chang, Mau-Chung Frank
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 3005 - 3019
  • [44] High-speed FMCW radar frequency synthesizer with DDS based linearization
    Scheiblhofer, Stefan
    Schuster, Stefan
    Stelzer, Andreas
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2007, 17 (05) : 397 - 399
  • [45] A 3.5 mW programmable high speed frequency divider for a 2.4 GHz CMOS frequency synthesizer
    Argüello, AMG
    Navarro, J
    Van Noije, W
    SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 144 - 148
  • [46] PHASE-LOCKED FREQUENCY MULTIPLIER
    HARVEY, IK
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1967, 38 (10): : 1467 - &
  • [47] A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit
    Kuang, Xiaofei
    Wu, Nanjian
    Shou, Guoliang
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3290 - 3294
  • [48] A High Speed Low Power Pulse Swallow Frequency Divider for DRM/DAB Frequency Synthesizer
    Lei, Xuemei
    Wang, Zhigong
    Wang, Keping
    Wang, Xiaoxia
    2009 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING (WCSP 2009), 2009, : 1085 - +
  • [49] CONTROL OF TRANSIENTS IN A HIGH-SPEED FREQUENCY-SYNTHESIZER
    KAZAKOV, LN
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1986, 40-1 (11) : 85 - 87
  • [50] A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer
    Sulaiman, MS
    Khan, N
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 77 - 81
12345