High-speed frequency synthesizer based on a pulsed phase-locked system with a frequency divider

被引：0
|
作者：
Shakhgil'dyan, V.V.
Shamshin, S.V.
机构：
来源：
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika) | 1991年 / 46卷 / 04期
关键词：
Frequency Synthesizers - Testing - Phase Modulation - Phase Shift Keying;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Frequency synthesizers operating in the meter decimeter wavelength bands are designed by indirect synthesis based on pulsed phase-locked loops (PPLL). This makes it possible to develop comparatively simple, reliable frequency synthesizers with good spectral properties.It is very important to achieve a high operating speed. Transient time is reduced by connecting a fractional variable-ratio divider (FVRD) to the PPLL loop which makes it possible with a fixed frequency step to increase the comparison frequency in the PPLL loop and improve its dynamic properties.
引用
收藏
页码：10 / 16
相关论文
共 50 条
  • [21] Design of Intelligent Radio-Frequency Signal Generator Based on Phase-locked Loop Frequency Synthesizer
    Sun, Zengyou
    Tian, Yong
    Zhang, Jin
    2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 5, 2010, : 222 - 224
  • [22] PULSED PHASE-LOCKED AUTOMATIC FREQUENCY-CONTROL SYSTEM BASED ON MICROCIRCUITS.
    Vasil'ev, V.P.
    Instruments and Experimental Techniques (English Translation of Pribory I Tekhnika Eksperimenta), 1979, 22 (5 pt 2): : 1343 - 1348
  • [23] HIGH-SPEED FREQUENCY-SWITCHING SYNTHESIZER USING FRACTIONAL N-PHASE-LOCKED LOOP
    ADACHI, H
    KOSUGI, H
    UWANO, T
    NAKABE, K
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1994, 77 (04): : 20 - 28
  • [24] Pulsed phase-locked loop calibration over frequency
    Froggatt, ME
    Allison, SG
    Moore, JP
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1996, 45 (01) : 123 - 126
  • [25] VERTICAL CYCLES IN A PHASE-LOCKED AFC SYSTEM HAVING A HARMONIC FREQUENCY-DIVIDER
    FEDOSOVA, TS
    AVERYANOV, YV
    GORSHENKOV, YN
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1983, 26 (11): : 48 - 51
  • [26] Reducing the level of spurious components in the phase-locked loop frequency synthesizer
    Romanov, S. K.
    Markov, I. A.
    Grechishkin, A. V.
    Maturazov, M. V.
    Savchenko, M. P.
    Maturazova, T. V.
    2017 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SINKHROINFO), 2017,
  • [27] Calculation and measurement of lock time in a phase-locked loop frequency synthesizer
    Krug, F
    Wilwert, J
    MICROWAVE JOURNAL, 2002, 45 (04) : 22 - +
  • [28] High-speed wide band frequency synthesizer
    Paushkina, T.K.
    Fedosova, T.S.
    Elektrosvyaz, 1993, (04): : 38 - 40
  • [29] FREQUENCY-DOMAIN YIELDS ITS DATA TO PHASE-LOCKED SYNTHESIZER
    GIBBS, J
    TEMPLE, R
    ELECTRONICS, 1978, 51 (09): : 107 - 113
  • [30] Calculation and measurement of lock time in a phase-locked loop frequency synthesizer
    Krug, F., 1600, Horizon House (45):
12345