Classifying defects for copper CMP process modules

被引：0
|
作者：
Steckenrider, J. Scott
Guha, Sumit
Sethuraman, Anantha
Ra, Younsoo
Kim, Hawk
机构：
[1] Cabot Microelectronics, Aurora, IL, United States
[2] Intel, Santa Clara, CA, United States
[3] Wafer Inspection Division, KLA-Tencor, San Jose, CA, United States
[4] EEP Group, KLA-Tencor, San Jose, CA, United States
来源：
MICRO | 2001年 / 19卷 / 08期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：33 / 45
相关论文
共 50 条
  • [1] Elimination the CMP Defects for TSV Process by Optimizing the Copper Electrodeposition
    Jiang, Chuang
    Li, Ming
    Wang, Su
    Li, Yanyan
    Yu, Xianxian
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1147 - 1151
  • [2] Navigating yield through the maze of copper CMP defects
    Guha, S
    Sethuraman, A
    Gotkis, Y
    Kistler, R
    Steckenrider, S
    SOLID STATE TECHNOLOGY, 2001, 44 (04) : 63 - +
  • [3] Tuning the process flow to optimize copper CMP
    Smekalin, K
    Cheung, R
    Tribula, D
    SOLID STATE TECHNOLOGY, 2001, 44 (09) : 107 - +
  • [4] Determination of the planarization distance for copper CMP process
    Hymes, S.
    Smekalin, K.
    Brown, T.
    Yeung, H.
    Joffe, M.
    Banet, M.
    Park, T.
    Tugbawa, T.
    Boning, D.
    Nguyen, J.
    West, T.
    Sands, W.
    Materials Research Society Symposium - Proceedings, 2000, 566 : 211 - 216
  • [5] Determination of the planarization distance for copper CMP process
    Hymes, S
    Smekalin, K
    Brown, T
    Yeung, H
    Joffe, M
    Banet, M
    Park, T
    Tugbawa, T
    Boning, D
    Nguyen, J
    West, T
    Sands, W
    CHEMICAL-MECHANICAL POLISHING - FUNDAMENTALS AND CHALLENGES, 2000, 566 : 211 - 216
  • [6] Integrated Product and Process For Copper and Barrier CMP
    Spiro, Clifford L.
    Wu, K. C.
    Yeh, Mason
    Dysard, Jeff
    Nam, Chul Woo
    Sun, Fed
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 569 - 574
  • [7] Development of a production worthy copper CMP process
    Wijekoon, K
    Mishra, S
    Tsai, S
    Puntambekar, K
    Chandrachood, M
    Redeker, F
    Tolles, R
    Sun, BX
    Chen, L
    Pan, T
    Li, P
    Nanjangud, S
    Amico, G
    Hawkins, J
    Myers, T
    Kistler, R
    Brusic, V
    Wang, SM
    Cherian, I
    Knowles, L
    Schmidt, C
    Baker, C
    ASMC 98 PROCEEDINGS - 1998 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: THEME - SEMICONDUCTOR MANUFACTURING: MEETING THE CHALLENGES OF THE GLOBAL MARKETPLACE, 1998, : 354 - 363
  • [8] A STUDY OF SURFACE DEFECTS OF GaN DURING CMP PROCESS
    Zou Chunli
    Pan Guoshun
    Gong Hua
    Xu Li
    Zhou Yan
    Liu Yuhong
    2015 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2015,
  • [9] Defect characterization and control in the development of a copper CMP process
    Steckenrider, S
    Belliveau, J
    Burns, M
    CHEMICAL MECHANICAL PLANARIZATION IN IC DEVICE MANUFACTURING III, PROCEEDINGS, 2000, 99 (37): : 168 - 176
  • [10] Evaluation of planarization capability of copper slurry in the CMP process
    尹康达
    王胜利
    刘玉岭
    王辰伟
    李湘
    Journal of Semiconductors, 2013, 34 (03) : 133 - 136
12345