Grounded-gate nMOS transistor behavior under CDM ESD stress conditions

被引：0
|
作者：
IMEC, Leuven, Belgium [1 ]
机构：
来源：
IEEE Trans Electron Devices | / 11卷 / 1972-1980期
关键词：
Number:; ERBCHBGCT; 930; 285; Acronym:; -; Sponsor:;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Two-Step Electrical Degradation Behavior in α-InGaZnO Thin-Film Transistor Under Gate-Bias Stress
    Chen, Fa-Hsyang
    Pan, Tung-Ming
    Chen, Ching-Hung
    Liu, Jiang-Hung
    Lin, Wu-Hsiung
    Chen, Po-Hsueh
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) : 635 - 637
  • [42] Experimental measurements and 3D simulation of the parasitic lateral bipolar transistor triggering within a single finger gg-nMOS under ESD
    Galy, P
    Berland, V
    Guilhaume, A
    Blanc, F
    Chante, JP
    MICROELECTRONICS RELIABILITY, 2004, 44 (9-11) : 1775 - 1780
  • [43] Investigation of the behavior of plasma jet in the presence of water under different grounded conditions
    Zhou, Desheng
    Liu, Qiang
    Zhang, Haoran
    Li, Jiaheng
    Zhou, Liwei
    Zhang, Tiandong
    CONTRIBUTIONS TO PLASMA PHYSICS, 2024, 64 (03)
  • [44] Stability of a-InGaZnO thin film transistor under pulsed gate bias stress
    Seo, Seung-Bum
    Jeon, Jae-Hong
    Park, Han-Sung
    Choe, Hee-Hwan
    Seo, Jong-Hyun
    Park, Sang-Hee Ko
    THIN SOLID FILMS, 2012, 521 : 212 - 215
  • [45] PINEAL GLAND BEHAVIOR UNDER STRESS CONDITIONS
    MILINE, R
    KRSTIC, R
    DEVECERSKI, V
    ACTA ANATOMICA, 1968, 71 (03): : 352 - +
  • [46] Impact of Thin-oxide Gate on the On-Resistance of HV-PNP Under ESD Stress
    Monishmurali, M.
    Kranthi, Nagothu Karmel
    Boselli, Gianluca
    Shrivastava, Mayank
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [47] Gate oxide evaluation under very fast transmission line pulse (VFTLP) CDM-type stress
    Malobabic, Slavica
    Ellis, David F.
    Salcedo, Javier A.
    Zhou, Yuanzhong
    Hajjar, Jean-Jacques
    Liou, Juin J.
    2008 7TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2008, : 313 - +
  • [48] Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions
    Mergens, M
    Wilkening, W
    Mettler, S
    Wolf, H
    Stricker, A
    Fichtner, W
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1999, 1999, : 1 - 10
  • [49] Part I: On the Behavior of STI-Type DeNMOS Device Under ESD Conditions
    Shrivastava, Mayank
    Gossner, Harald
    Shojaei, Maryam
    Rao, V. Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) : 2235 - 2242
  • [50] Analysis of dead time set for insulated gate bipolar transistor under different load conditions
    Wang, Bo
    Luo, Yifei
    Liu, Binli
    Tang, Yong
    Gaodianya Jishu/High Voltage Engineering, 2014, 40 (11): : 3584 - 3589
12345