Stability of a-InGaZnO thin film transistor under pulsed gate bias stress

被引:2
|
作者
Seo, Seung-Bum [1 ]
Jeon, Jae-Hong [1 ]
Park, Han-Sung [1 ]
Choe, Hee-Hwan [1 ]
Seo, Jong-Hyun [2 ]
Park, Sang-Hee Ko [3 ]
机构
[1] Korea Aerosp Univ, Sch Elect Telecommun & Comp Engn, Gyeongki 412791, South Korea
[2] Korea Aerosp Univ, Dept Mat, Gyeongki 412791, South Korea
[3] Elect & Telecommun Res Inst, Oxide Elect Res Team, Taejon 305350, South Korea
关键词
a-IGZO; TFT; Stability;
D O I
10.1016/j.tsf.2011.11.075
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We investigated the stability of amorphous InGaZnO (a-IGZO) thin film transistor (TFT) under pulsed gate bias stress with light illumination, and compared that with DC bias stress. In the case of DC gate bias stress, a-IGZO TFT showed considerable degradation only when the negative gate voltage was applied under light illumination. For the pulsed gate bias stress, we constructed a voltage square wave with a bi-level of -20 V and 0 V and also made variations in the time duration of -20 V level in a cycle. Although the accumulated time duration of applying -20 V in the pulsed gate bias stress was the same with that of DC -20 V stress, the degradation was much reduced compared with DC bias stress. On the basis of the experimental results, we propose possible degradation mechanisms related with the role of subgap states. (C) 2011 Elsevier B. V. All rights reserved.
引用
收藏
页码:212 / 215
页数:4
相关论文
共 50 条
  • [1] Pulse duration effect during pulsed gate-bias stress in a-InGaZnO thin film transistors
    Kim, Woo-Sic
    Kang, Yun-Seong
    Cho, Yong-Jung
    Park, Jeongki
    Kim, Geontae
    Kim, Ohyun
    [J]. SOLID-STATE ELECTRONICS, 2019, 152 : 53 - 57
  • [2] Dynamic degradation of a-InGaZnO thin-film transistors under pulsed gate voltage stress
    Wang, Huaisheng
    Wang, Mingxiang
    Shan, Qi
    [J]. APPLIED PHYSICS LETTERS, 2015, 106 (13)
  • [3] Behaviors of InGaZnO thin film transistor under illuminated positive gate-bias stress
    Chen, Te-Chih
    Chang, Ting-Chang
    Tsai, Chih-Tsung
    Hsieh, Tien-Yu
    Chen, Shih-Ching
    Lin, Chia-Sheng
    Hung, Ming-Chin
    Tu, Chun-Hao
    Chang, Jiun-Jye
    Chen, Po-Lun
    [J]. APPLIED PHYSICS LETTERS, 2010, 97 (11)
  • [4] Improved Stability of α-InGaZnO Thin-Film Transistor under Positive Gate Bias Stress by Using Fluorine Plasma Treatment
    Huang, X. D.
    Song, J. Q.
    Lai, P. T.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (05) : 576 - 579
  • [5] Enhanced bias stress stability of a-InGaZnO thin film transistors by inserting an ultra-thin interfacial InGaZnO:N layer
    Huang, Xiaoming
    Wu, Chenfei
    Lu, Hai
    Ren, Fangfang
    Chen, Dunjun
    Zhang, Rong
    Zheng, Youdou
    [J]. APPLIED PHYSICS LETTERS, 2013, 102 (19)
  • [6] Two-step degradation of a-InGaZnO thin film transistors under DC bias stress
    Hu, Chun-Feng
    Teng, Tong
    Qu, Xin-Ping
    [J]. SOLID-STATE ELECTRONICS, 2019, 152 : 4 - 10
  • [7] A-InGaZnO Thin-Film Transistor with Non-Vacuum Processed InGaZnO/AlOx Gate Dielectric Stack
    Furuta, Mamoru
    Kawaharamura, Toshiyuki
    Toda, Tatsuya
    Wang, Dapeng
    [J]. THIN FILM TRANSISTORS 11 (TFT 11), 2012, 50 (08): : 95 - 100
  • [8] Investigating degradation behavior of hole-trapping effect under static and dynamic gate-bias stress in a dual gate a-InGaZnO thin film transistor with etch stop layer
    Liao, Po-Yung
    Chang, Ting-Chang
    Hsieh, Tien-Yu
    Tsai, Ming-Yen
    Chen, Bo-Wei
    Chu, Ann-Kuo
    Chou, Cheng-Hsu
    Chang, Jung-Fang
    [J]. THIN SOLID FILMS, 2016, 603 : 359 - 362
  • [9] Improved Mobility and Bias Stability of Thin Film Transistors Using the Double-Layer a-InGaZnO/a-InGaZnO:N Channel
    Yu, H.
    Zhang, L.
    Li, X. H.
    Xu, H. Y.
    Liu, Y. C.
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (04) : 3659 - 3663
  • [10] Gate bias stress reliability of a-InGaZnO TFTs under various channel dimension
    Cho, Jaewoong
    Choi, Jiwon
    Nguyen, Minh Phuong
    Trinh, Thanh Thuy
    Song, Jang-Kun
    Kim, Yong-Sang
    Pham, Duy Phong
    Yi, Junsin
    [J]. MICROELECTRONICS RELIABILITY, 2024, 153