Grounded-gate nMOS transistor behavior under CDM ESD stress conditions

被引：0
|
作者：
IMEC, Leuven, Belgium [1 ]
机构：
来源：
IEEE Trans Electron Devices | / 11卷 / 1972-1980期
关键词：
Number:; ERBCHBGCT; 930; 285; Acronym:; -; Sponsor:;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Heat Effect in a Vertical Grounded-Base NPN Bipolar Junction Transistor under ESD Stress
    Xiaodan Hong
    Zhengwei Du
    Ke Gong
    2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 227 - +
  • [22] Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions
    Wu, J
    Juliano, P
    Rosenbaum, E
    MICROELECTRONICS RELIABILITY, 2001, 41 (11) : 1771 - 1779
  • [23] Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions
    Wu, J
    Juliano, P
    Rosenbaum, E
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 287 - 295
  • [24] Optimization on Layout Strategy of Gate-Grounded NMOS for On-Chip ESD Protection in a 65-nm CMOS Process
    Lu, Guangyi
    Wang, Yuan
    Zhang, Xing
    IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (05): : 590 - 596
  • [25] Degradation of nMOS and pMOSFETs with ultrathin gate oxide under DT stress
    Hu, Shigang
    Hao, Yue
    Ma, Xiaohua
    Cao, Yanrong
    Chen, Chi
    Wu, Xiaofeng
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (11): : 2136 - 2142
  • [26] Reliability aspects of gate oxide under ESD pulse stress
    Ille, Adrien
    Stadler, Wolfgang
    Pompl, Thomas
    Gossner, Harald
    Brodbeck, Tilo
    Esmark, Kai
    Riess, Philipp
    Alvarez, David
    Chatty, Kiran
    Gauthier, Robert
    Bravaix, Alain
    MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1407 - 1416
  • [27] ESD-level circuit simulation - Impact of gate RC-delay on HBM and CDM behavior
    Mergens, MPJ
    Wilkening, W
    Kiesewetter, G
    Mettler, S
    Wolf, H
    Hieber, J
    Fichtner, W
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 446 - 455
  • [28] A Gate-Grounded NMOS-Based Dual-Directional ESD Protection With High Holding Voltage for 12V Application
    Do, Kyoung-Il
    Song, Bo-Bae
    Koo, Yong-Seo
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (04) : 716 - 722
  • [29] Gate oxide reliability under ESD-like pulse stress
    Wu, J
    Rosenbaum, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) : 1528 - 1532
  • [30] Gate oxide reliability under ESD-like pulse stress
    Wu, J
    Rosenbaum, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (07) : 1192 - 1196
12345