Grounded-gate nMOS transistor behavior under CDM ESD stress conditions

被引：0
|
作者：
IMEC, Leuven, Belgium [1 ]
机构：
来源：
IEEE Trans Electron Devices | / 11卷 / 1972-1980期
关键词：
Number:; ERBCHBGCT; 930; 285; Acronym:; -; Sponsor:;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Grounded-gate nMOS transistor behavior under CDM ESD stress conditions
    Verhaege, K
    Russ, C
    Luchies, JM
    Groeseneken, G
    Kuper, FG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 1972 - 1980
  • [2] A compact model for the grounded-gate nMOS transistor behaviour under CDM ESD stress
    Russ, C
    Verhaege, K
    Bock, K
    Roussel, PJ
    Groeseneken, G
    Maes, HE
    JOURNAL OF ELECTROSTATICS, 1998, 42 (04) : 351 - 381
  • [3] A compact model for the grounded-gate nMOS behaviour under CDM ESD stress
    Russ, C
    Verhaege, K
    Bock, K
    Roussel, PJ
    Groeseneken, G
    Maes, HE
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1996, 1996, : 302 - 315
  • [4] Simulation study for the CDM ESD behaviour of the grounded-gate nMOS
    Russ, C
    Verhaege, K
    Bock, K
    Groeseneken, G
    Maes, HE
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1739 - 1742
  • [5] Analysis of 65 nm technology grounded-gate NMOS for on-chip ESD protection applications
    Dong, S.
    Du, X.
    Han, Y.
    Huo, M.
    Cui, Q.
    Huang, D.
    ELECTRONICS LETTERS, 2008, 44 (19) : 1129 - 1130
  • [6] A NOVEL HSPICE MACRO MODEL FOR THE ESD BEHAVIOR OF GATE GROUNDED NMOS AND GATE COUPLED NMOS
    Yang, Shao Ming
    Hema, E. P.
    Sheu, Gene
    Mrinal, Aryadeep
    Amanullah, Md
    Chen, P. A.
    2015 China Semiconductor Technology International Conference, 2015,
  • [7] Numerical investigation for a Grounded Gate NMOS Transistor under electrostatic discharge (ESD) through TLP method
    Galy, P
    Berland, V
    Foucher, B
    Lombaert-Valot, I
    Guilhaume, A
    Chante, JP
    Dufrenne, S
    Bardy, S
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1473 - 1477
  • [8] Influence of Skin Effect on the Current Distribution of Grounded-Gate NMOS Device
    Lee, Jian-Hsing
    Iyer, Natarajan Mahadeva
    Zhang, Haojun
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (11) : 1583 - 1585
  • [9] Methodology for Design Optimization of SOI FinFET Grounded-Gate NMOS Devices
    Thijs, Steven
    Russ, Christian
    Tremouilles, David
    Griffoni, Alessio
    Linten, Dimitri
    Scholz, Mirko
    Collaert, Nadine
    Rooyackers, Rita
    Jurczak, Malgorzata
    Groeseneken, Guido
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2010, 10 (03) : 338 - 346
  • [10] Turn-on speed of grounded gate nMOS ESD protection transistors
    Meneghesso, G
    Luchies, JRM
    Kuper, FG
    Mouthaan, AJ
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1735 - 1738
12345