A NOVEL HSPICE MACRO MODEL FOR THE ESD BEHAVIOR OF GATE GROUNDED NMOS AND GATE COUPLED NMOS

被引：0
|
作者：
Yang, Shao Ming [1 ]
Hema, E. P.
Sheu, Gene [1 ]
Mrinal, Aryadeep
Amanullah, Md
Chen, P. A. [2 ]
机构：
[1] Asia Univ, Dept Comp Sci & Informat Engn, Taichung, Taiwan
[2] Nuvoton Technol Corp, Hsinchu, Taiwan
来源：
2015 China Semiconductor Technology International Conference | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper an Hspice macro model is presented to model the snapback characteristics of GGNMOS (gate-grounded NMOS) and GCNMOS (gate-coupled NMOS) under ESD stress. The 5V NMOS be simulated in this paper is based on the 0.35um BCD technology as an ESD protection device. The new macro model has successfully predicted the trigger voltage and holding voltage of the GGNMOS and GCNMOS according to the silicon data. The effects of device parameters Tref and Rs exhibit a good trend curve in agreement with BJT model, which helps for the prediction of the trigger voltage and holding voltage for ESD circuit application.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] Grounded-gate nMOS transistor behavior under CDM ESD stress conditions
    IMEC, Leuven, Belgium
    IEEE Trans Electron Devices, 11 (1972-1980):
  • [2] Grounded-gate nMOS transistor behavior under CDM ESD stress conditions
    Verhaege, K
    Russ, C
    Luchies, JM
    Groeseneken, G
    Kuper, FG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 1972 - 1980
  • [3] Turn-on speed of grounded gate nMOS ESD protection transistors
    Meneghesso, G
    Luchies, JRM
    Kuper, FG
    Mouthaan, AJ
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1735 - 1738
  • [4] Simulation study for the CDM ESD behaviour of the grounded-gate nMOS
    Russ, C
    Verhaege, K
    Bock, K
    Groeseneken, G
    Maes, HE
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1739 - 1742
  • [5] A compact model for the grounded-gate nMOS behaviour under CDM ESD stress
    Russ, C
    Verhaege, K
    Bock, K
    Roussel, PJ
    Groeseneken, G
    Maes, HE
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1996, 1996, : 302 - 315
  • [6] Physics & Modeling of Ambipolar Snapback Behavior in Gate Grounded NMOS
    Pragati Singh
    Rudra Sankar Dhar
    Srimanta Baishya
    Silicon, 2022, 14 : 3221 - 3231
  • [7] Impact of a Deep Junction Coupled with a Short Channel Length on the ESD Robustness of a Grounded Gate NMOS Clamp
    Hopper, Casey
    Gallerano, Antonio
    Sankaralingam, Raj
    2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD, 2023,
  • [8] Physics & Modeling of Ambipolar Snapback Behavior in Gate Grounded NMOS
    Singh, Pragati
    Dhar, Rudra Sankar
    Baishya, Srimanta
    SILICON, 2022, 14 (07) : 3221 - 3231
  • [9] A compact model for the grounded-gate nMOS transistor behaviour under CDM ESD stress
    Russ, C
    Verhaege, K
    Bock, K
    Roussel, PJ
    Groeseneken, G
    Maes, HE
    JOURNAL OF ELECTROSTATICS, 1998, 42 (04) : 351 - 381
  • [10] The Gate-Bias Influence for ESD Characteristic of NMOS
    Liu, Juan
    Fan, Hang
    Li, Jianguo
    Jiang, Lingli
    Zhang, Bo
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1047 - 1050
12345