A NOVEL HSPICE MACRO MODEL FOR THE ESD BEHAVIOR OF GATE GROUNDED NMOS AND GATE COUPLED NMOS

被引：0
|
作者：
Yang, Shao Ming [1 ]
Hema, E. P.
Sheu, Gene [1 ]
Mrinal, Aryadeep
Amanullah, Md
Chen, P. A. [2 ]
机构：
[1] Asia Univ, Dept Comp Sci & Informat Engn, Taichung, Taiwan
[2] Nuvoton Technol Corp, Hsinchu, Taiwan
来源：
2015 China Semiconductor Technology International Conference | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper an Hspice macro model is presented to model the snapback characteristics of GGNMOS (gate-grounded NMOS) and GCNMOS (gate-coupled NMOS) under ESD stress. The 5V NMOS be simulated in this paper is based on the 0.35um BCD technology as an ESD protection device. The new macro model has successfully predicted the trigger voltage and holding voltage of the GGNMOS and GCNMOS according to the silicon data. The effects of device parameters Tref and Rs exhibit a good trend curve in agreement with BJT model, which helps for the prediction of the trigger voltage and holding voltage for ESD circuit application.
引用
收藏
页数：3
相关论文
共 50 条
  • [31] A Substrate-and-Gate Triggering NMOS Device for High ESD Reliability in Deep Submicrometer Technology
    Huang, Chih-Yao
    Chiu, Fu-Chien
    ADVANCES IN MATERIALS SCIENCE AND ENGINEERING, 2013, 2013
  • [32] A Gate-Grounded NMOS-Based Dual-Directional ESD Protection With High Holding Voltage for 12V Application
    Do, Kyoung-Il
    Song, Bo-Bae
    Koo, Yong-Seo
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (04) : 716 - 722
  • [33] A compact model of substrate resistance for deep sub-micron gate grounded NMOS electrostatic discharge protection device
    Wu Xiao-Peng
    Yang Yin-Tang
    Gao Hai-Xia
    Dong Gang
    Chai Chang-Chun
    ACTA PHYSICA SINICA, 2013, 62 (04)
  • [34] GATE OXIDE INTEGRITY OF NMOS TRANSISTOR ARRAYS.
    Swartz, G.A.
    IEEE Transactions on Electron Devices, 1986, ED-33 (11) : 1826 - 1829
  • [35] Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes
    Chen, JZ
    Amerasekera, EA
    Duvvury, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) : 2448 - 2456
  • [36] A novel hafnium carbide (HfCx) metal gate electrode for NMOS device application
    Hwang, Wan Sik
    Shen, Chen
    Wang, Xing Peng
    Chan, Daniel S. H.
    Cho, Byung Jin
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 156 - +
  • [37] Rise-time effects in grounded gate nMOS transistors under transmission line pulse stress
    Boselli, G
    Mouthaan, T
    Kuper, F
    MICROELECTRONICS RELIABILITY, 2000, 40 (12) : 2061 - 2067
  • [38] New model of gate-induced drain current density in an NMOS transistor
    Bouhdada, A
    Touhami, A
    Bakkali, S
    MICROELECTRONICS JOURNAL, 1998, 29 (11) : 813 - 816
  • [39] MODERATE INVERSION MODEL OF ULTRATHIN DOUBLE-GATE NMOS/SOI TRANSISTORS
    FRANCIS, P
    TERAO, A
    FLANDRE, D
    VANDEWIELE, F
    SOLID-STATE ELECTRONICS, 1995, 38 (01) : 171 - 176
  • [40] Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process
    Chatterjee, A
    Chapman, RA
    Dixit, G
    Kuehne, J
    Hattangady, S
    Yang, H
    Brown, GA
    Aggarwal, R
    Erdogan, U
    He, Q
    Hanratty, M
    Rogers, D
    Murtaza, S
    Fang, SJ
    Kraft, R
    Rotondaro, ALP
    Hu, JC
    Terry, M
    Lee, W
    Fernando, C
    Konecni, A
    Wells, G
    Frystak, D
    Bowen, C
    Rodder, M
    Chen, IC
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 821 - 824
12345