Novel ATPG approach to maximum power estimation of CMOS circuits

被引：0
|
作者：
Luo, Zu-Ying
Min, Ying-Hua
Yang, Shi-Yuan
机构：
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2001年 / 38卷 / 12期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] COSMOS: A continuous optimization approach for maximum power estimation of CMOS circuits
    Wang, CY
    Roy, K
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 52 - 55
  • [2] Maximum leakage power estimation for CMOS circuits
    Bobba, S
    Hajj, IN
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
  • [3] Maximum power estimation for CMOS circuits under arbitrary delay model
    Wang, CY
    Chou, TL
    Roy, K
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 763 - 766
  • [4] Maximum power-up current estimation in combinational CMOS circuits
    Sagahyroon, Assim
    Aloul, Fadi
    CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 70 - 73
  • [5] Maximum power estimation for CMOS combinational circuits using genetic algorithm
    Lu, J.M.
    Lin, Z.H.
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2001, 35 (02): : 313 - 315
  • [6] New statistical method for maximum power estimation in CMOS VLSI circuits
    Evmorfopoulos, N.E.
    Avaritsiotis, J.N.
    Active and Passive Electronic Components, 2000, 22 (03) : 215 - 233
  • [7] Maximum power estimation for CMOS circuits using deterministic and statistical approaches
    Wang, CY
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 134 - 140
  • [8] A new approach on power estimation of CMOS sequential logic circuits
    Zhu, N
    Zhou, RD
    Yang, XZ
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491
  • [9] A new approach to power estimation and reduction in CMOS digital circuits
    Brzozowski, Ireneusz
    Kos, Andrzej
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 219 - 237
  • [10] New approach on power estimation of CMOS sequential logic circuits
    Zhu, Ning
    Zhou, Run-de
    Yang, Xing-zi
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 488 - 491
12345