共 50 条
- [21] Power estimation of CMOS circuits by neural network macromodel ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1313 - 1318
- [22] Quantifying error in dynamic power estimation of CMOS circuits 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 273 - 278
- [23] Power estimation of cell-based CMOS circuits 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 433 - 438
- [24] Short circuit power estimation of static CMOS circuits PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 545 - 549
- [25] Quantifying Error in Dynamic Power Estimation of CMOS Circuits Analog Integrated Circuits and Signal Processing, 2005, 42 : 253 - 264
- [29] A Novel Approach for Leakage Power Reduction in Deep Submicron Technologies in CMOS VLSI Circuits 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
- [30] Calculation and test generation of maximum dynamic power consumption for CMOS circuits Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (02): : 48 - 54