Maximum power estimation for CMOS combinational circuits using genetic algorithm

被引：0
|
作者：
Lu, J.M. [1 ]
Lin, Z.H. [1 ]
机构：
[1] VLSI Res. Inst., Shanghai Jiaotong Univ., Shanghai 200030, China
来源：
Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University | 2001年 / 35卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
6
引用
下载
收藏
页码：313 / 315
相关论文
共 50 条
  • [1] Estimation of maximum power for CMOS combinational circuits using tabu-hierarchy genetic algorithm
    Zhang, XL
    Yu, JB
    Li, SY
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1161 - 1164
  • [2] Maximum power-up current estimation in combinational CMOS circuits
    Sagahyroon, Assim
    Aloul, Fadi
    CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 70 - 73
  • [3] A framework for estimating maximum power dissipation in CMOS combinational circuits using genetic algorithms
    Placer, J
    Sagahyroon, A
    Massoumi, M
    PROCEEDINGS OF THE TWENTY-EIGHTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1996, : 348 - 352
  • [4] Estimation of the weighted maximum switching activity in combinational CMOS circuits
    Aloul, Fadi A.
    Sagahyroon, Assim
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2929 - +
  • [5] Maximum leakage power estimation for CMOS circuits
    Bobba, S
    Hajj, IN
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
  • [6] ESTIMATION OF POWER DISSIPATION IN CMOS COMBINATIONAL-CIRCUITS USING BOOLEAN FUNCTION MANIPULATION
    DEVADAS, S
    KEUTZER, K
    WHITE, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 373 - 383
  • [7] Maximum power estimation for CMOS circuits using deterministic and statistical approaches
    Wang, CY
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 134 - 140
  • [8] Using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational CMOS circuits
    Pawlovsky, Alberto Palacios
    IEICE ELECTRONICS EXPRESS, 2005, 2 (04): : 115 - 120
  • [9] An efficient partitioning algorithm of combinational CMOS circuits
    Shaer, B
    Dib, K
    ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 159 - 164
  • [10] A GENETIC ALGORITHM METHODOLOGY TO FIND THE MAXIMUM DATAPATH COVERAGE FOR COMBINATIONAL LOGIC CIRCUITS
    Sosa, Javier
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (02) : 435 - 450
12345