New statistical method for maximum power estimation in CMOS VLSI circuits

被引：0
|
作者：
Evmorfopoulos, N.E. [1 ]
Avaritsiotis, J.N. [1 ]
机构：
[1] Dept. of Elec. and Comp. Engineering, Natl. Technical University of Athens, 9, Iroon Polytechniou St., Zographou, Athens, 15773, Greece
来源：
Active and Passive Electronic Components | 2000年 / 22卷 / 03期
关键词：
D O I：
10.1155/2000/39526
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：215 / 233
相关论文
共 50 条
  • [1] Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits
    Bountas, Dimitrios
    Evmorfopoulos, Nestor
    Dimitriou, George
    Dadaliaris, Antonios
    Floros, George
    Stamoulis, Georgios
    25TH PAN-HELLENIC CONFERENCE ON INFORMATICS WITH INTERNATIONAL PARTICIPATION (PCI2021), 2021, : 312 - 317
  • [2] Maximum power estimation for CMOS circuits using deterministic and statistical approaches
    Wang, CY
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 134 - 140
  • [3] Estimation of maximum power in CMOS VLSI circuit
    Li, F
    Zhao, WQ
    Tang, PS
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 375 - 379
  • [4] Statistical estimation of average power dissipation in CMOS VLSI circuits using nonparametric techniques
    Yuan, LP
    Teng, CC
    Kang, SM
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 73 - 78
  • [5] Maximum leakage power estimation for CMOS circuits
    Bobba, S
    Hajj, IN
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
  • [6] Nonparametric estimation of average power dissipation in CMOS VLSI circuits
    Yuan, LP
    Teng, CC
    Kang, SM
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 225 - 228
  • [7] Basic experimentation on accuracy of power estimation for CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 117 - 120
  • [8] Experimental analysis of power estimation models of CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 480 - 486
  • [9] Machine Learning Based Power Estimation for CMOS VLSI Circuits
    Govindaraj, V
    Arunadevi, B.
    APPLIED ARTIFICIAL INTELLIGENCE, 2021, 35 (13) : 1043 - 1055
  • [10] Effects of delay models on maximum power estimation of VLSI circuits
    Lu, JM
    Lin, ZG
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 179 - 182
12345