Resource-efficient reconfiguration algorithm of VLSI 2-D processor arrays

被引：0
|
作者：
Kim, Jung H. [1 ]
Rhee, Phill K. [1 ]
机构：
[1] Univ of Southwest Louisiana, Lafayette, United States
来源：
Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology | 1992年 / 4卷 / 04期
关键词：
VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：317 / 330
相关论文
共 50 条
  • [41] A novel efficient VLSI architecture of 2-D discrete wavelet transform
    Hsieh, Chin-Fa
    Tsai, Tsung-Han
    Lai, Chih-Hung
    Shan, Tai-An
    2008 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2008, : 647 - 650
  • [42] An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels
    Zhang, MZ
    Ngo, HT
    Livingston, AR
    Asari, VK
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 303 - 304
  • [43] Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
    Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan
    IEEE Trans Consum Electron, 1 (135-140):
  • [44] Non-Backtracking Reconfiguration Algorithm for Three-dimensional VLSI Arrays
    Jiang, Guiyuan
    Wu, Jigang
    Sun, Jizhou
    PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012), 2012, : 362 - 367
  • [45] 2-D arrays
    von Ramm, OT
    ULTRASOUND IN MEDICINE AND BIOLOGY, 2000, 26 : S10 - S12
  • [46] Efficient algorithm for 2-D arithmetic Fourier transform
    Ge, XJ
    Chen, NX
    Chen, ZD
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1997, 45 (08) : 2136 - 2140
  • [47] An Efficient FPGA Implementation for 2-D MUSIC Algorithm
    Kai Huang
    Jin Sha
    Wei Shi
    Zhongfeng Wang
    Circuits, Systems, and Signal Processing, 2016, 35 : 1795 - 1805
  • [48] Hardware Efficient Recursive VLSI Architecture for Multilevel Lifting 2-D DWT
    Darji, A. D.
    Trivedi, Nisarg
    Merchant, S. N.
    Chandorkar, A. N.
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1014 - 1017
  • [49] Efficient line-based vlsi architecture for 2-d lifting dwt
    Wang, Keyan
    Wu, Chengke
    Liu, Kai
    Li, Yunsong
    Jeong, Jechang
    2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 2129 - +
  • [50] An Efficient FPGA Implementation for 2-D MUSIC Algorithm
    Huang, Kai
    Sha, Jin
    Shi, Wei
    Wang, Zhongfeng
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (05) : 1795 - 1805
12345