共 50 条
- [21] Wavefront arrays for 2-D DFT on VLSI computation model Journal of Natural Science of Hunan Normal University, 2002, 25 (01): : 28 - 30
- [23] Design of highly efficient VLSI architectures for 2-D DWT and 2-D IDWT SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 133 - 140
- [26] Multithread Reconfiguration Algorithm for Mesh-connected Processor Arrays 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 659 - 663
- [28] Reconfiguration algorithm for degradable VLSI/WSI arrays based on neural networks 8TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING, VOLS 1-3, PROCEEDING, 2001, : 1577 - 1580
- [29] A Resource-efficient Load Balancing Algorithm for Network Virtualization CHINESE JOURNAL OF ELECTRONICS, 2011, 20 (04): : 667 - 670