A 512 16-b bit-serial sorter chip

被引：0
|
作者：
机构：
[1] Afghahi, M.
来源：
Afghahi, M. | 1600年 / 26期
关键词：
Bit-Serial Sorter Chip - Highly Pipelined Bit-Serial Architecture - Sorting Algorithm;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A 512 16-B BIT-SERIAL SORTER CHIP
    AFGHAHI, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1452 - 1457
  • [2] BIT-SERIAL VLSI SORTER WITH HIGH-RELIABILITY SPECIFICATIONS
    ADAMIDES, ED
    TSALIDES, PG
    THANAILAKIS, A
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (08): : 523 - 536
  • [3] ON A BIT-SERIAL INPUT AND BIT-SERIAL OUTPUT MULTIPLIER
    GNANASEKARAN, R
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (09) : 878 - 880
  • [4] EVALUATION OF A BIT-SERIAL ASIC CHIP FOR SAR PROCESSING
    DELECCE, V
    DISCIASCIO, E
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 33 (02): : 71 - 78
  • [5] Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference
    Lo, Yun-Chen
    Liu, Ren-Shuo
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [6] A reconfigurable bit-serial VLSI systolic array neuro-chip
    Murtagh, PJ
    Tsoi, AC
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1997, 44 (01) : 53 - 70
  • [7] BIT-SERIAL MULTIPLIERS AND SQUARERS
    IENNE, P
    VIREDAZ, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (12) : 1445 - 1450
  • [8] On Bit-Serial NoCs for FPGAs
    Kapre, Nachiket
    2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 32 - 39
  • [9] BIT-SERIAL MODULAR MULTIPLIER
    TOMLINSON, A
    ELECTRONICS LETTERS, 1989, 25 (24) : 1664 - 1664
  • [10] A BIT-SERIAL VLSI ARRAY-PROCESSING CHIP FOR IMAGE-PROCESSING
    HEATON, R
    BLEVINS, D
    DAVIS, E
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 364 - 368
12345