POWER2 floating-point unit: architecture and implementation

被引:0
|
作者
机构
来源
Hicks, T.N. | 1600年 / IBM, Armonk, NY, United States卷 / 38期
关键词
Computer architecture;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] Fused Floating-Point Add and Subtract Unit
    Sharma, Jyoti
    Tarun, Pabbisetty
    Satishkumar, Sambangi
    Sivanantham, S.
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [32] An Asynchronous IEEE Floating-Point Arithmetic Unit
    Noche, Joel R.
    Araneta, Jose C.
    SCIENCE DILIMAN, 2007, 19 (02) : 12 - 22
  • [33] FFT Implementation with Fused Floating-Point Operations
    Swartzlander, Earl E., Jr.
    Saleh, Hani H. M.
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (02) : 284 - 288
  • [34] Efficient Implementation of Floating-Point Reciprocator on FPGA
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 267 - 271
  • [35] FORMALIZATION AND IMPLEMENTATION OF FLOATING-POINT MATRIX OPERATIONS
    KULISCH, U
    BOHLENDER, G
    COMPUTING, 1976, 16 (03) : 239 - 261
  • [36] Design and Implementation of Quadruple Floating-Point CORDIC
    Singh, Arun Kumar
    Singh, Madhav Kumar
    Ray, Kailash Chandra
    2015 IEEE International Symposium on Nanoelectronic and Information Systems, 2015, : 286 - 290
  • [37] The implementation of the enhanced quantum floating-point adder
    Zhao, Shantao
    Li, Haisheng
    Li, Guiqiong
    Tang, Xiaohu
    MODERN PHYSICS LETTERS A, 2022, 37 (26)
  • [38] FPGA Implementation of a Custom Floating-Point Library
    Campos, Nelson
    Edirisinghe, Eran
    Fatima, Shaheen
    Chesnokov, Slava
    Lluis, Alexis
    INTELLIGENT SYSTEMS AND APPLICATIONS, VOL 2, 2023, 543 : 527 - 542
  • [39] Chip Implementation of a Coarse-Grained Reconfigurable Architecture Supporting Floating-Point Operations
    Jo, Manhwee
    Lee, Dongwook
    Choi, Kiyoung
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 670 - 671
  • [40] Implementation of a micro power 15-bit 'floating-point' A/D converter
    Grisoni, L
    Heubi, A
    Balsiger, P
    Pellandini, F
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 247 - 252