POWER2 floating-point unit: architecture and implementation

被引：0
|
作者：
机构：
来源：
Hicks, T.N. | 1600年 / IBM, Armonk, NY, United States卷 / 38期
关键词：
Computer architecture;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] FAUST: Design and implementation of a pipelined RISC-V vector floating-point unit
    Kovac, Mate
    Dragic, Leon
    Malnar, Branimir
    Minervini, Francesco
    Palomar, Oscar
    Rojas, Carlos
    Olivieri, Mauro
    Knezovic, Josip
    Kovac, Mario
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 97
  • [42] Accelerated Piece-Wise-Linear Implementation Of Floating-Point Power Function
    Nandagopal, R.
    Rajashree, V
    Rao, Madhav
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [43] Floating-point DSP extends fixed-point architecture
    Myrvaagnes, R
    ELECTRONIC PRODUCTS MAGAZINE, 1998, 41 (04): : 26 - 26
  • [44] POWER2 INSTRUCTION CACHE UNIT
    BARREH, JI
    GOLLA, RT
    ARIMILLI, LB
    JORDAN, PJ
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1994, 38 (05) : 537 - 544
  • [45] DESIGN AND IMPLEMENTATION OF LOW POWER FLOATING POINT ARITHMETIC UNIT
    Kukati, Shilpa
    Sujana, D., V
    Udaykumar, Shruthi
    Jayakrishnan, P.
    Dhanabal, R.
    2013 INTERNATIONAL CONFERENCE ON GREEN COMPUTING, COMMUNICATION AND CONSERVATION OF ENERGY (ICGCE), 2013, : 205 - 208
  • [46] Custom floating-point unit generation for embedded systems
    Chong, Yee Jern
    Parameswaran, Sri
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 638 - 650
  • [47] Design of Floating-Point Arithmetic Unit for FPGA with Simulink®
    Kralev, Jordan
    PROCEEDINGS OF 18TH INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES (IEEE EUROCON 2019), 2019,
  • [48] A Floating-Point Fused Dot-Product Unit
    Saleh, Hani H.
    Swartzlander, Earl E., Jr.
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 427 - +
  • [49] Energy-Efficient Floating-Point Unit Design
    Galal, Sameh
    Horowitz, Mark
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (07) : 913 - 922
  • [50] A CMOS FLOATING-POINT VECTOR-ARITHMETIC UNIT
    TIMMERMANN, D
    RIX, B
    HAHN, H
    HOSTICKA, BJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 634 - 639
12345