A Floating-Point Fused Dot-Product Unit

被引：26

作者：

Saleh, Hani H. ^{[1
]}

Swartzlander, Earl E., Jr. ^{[2
]}

机构：

[1] Intel Corp, 5000 Plaza Lake Blvd, Austin, TX 78746 USA

[2] Univ Texas Austin, ECE Dept, Austin, TX 78712 USA

来源：

2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN | 2008年

关键词：

D O I：

10.1109/ICCD.2008.4751896

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A floating-point fused dot-product unit is presented that performs single-precision floating-point multiplication and addition operations on two pairs of data in a time that is only 150% the time required for a conventional floating-point multiplication. When placed and routed in a 45nm process, the fused dot-product unit occupied about 70% of the area needed to implement a parallel dot-product unit using conventional floating-point adders and multipliers. The speed of the fused dot-product is 27% faster than the speed of the conventional parallel approach. The numerical result of the fused unit is more accurate because one rounding operation is needed versus at least three for other approaches.

引用

页码：427 / +

页数：2

共 50 条

[1] UNIVERSAL FUSED FLOATING-POINT DOT-PRODUCT UNIT (UFDP)
Saleh, Hani H.
Mohammad, Baker S.
[J]. 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
[2] A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs
Lopes, Antonio Roldao
Constantinides, George A.
[J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 157 - 168
[3] Improved Architectures for a Floating-Point Fused Dot Product Unit
Sohn, Jongwook
Swartzlander, Earl E., Jr.
[J]. 2013 21ST IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2013, : 41 - 48
[4] A Fused Floating-Point Four-Term Dot Product Unit
Sohn, Jongwook
Swartzlander, Earl E., Jr.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (03) : 370 - 378
[5] A two-item floating point fused dot-product unit with latency reduced
Wang, Mingjiang
Liu, De
Liu, Ming
Zhao, Boya
[J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (23):
[6] A Low Complexity Floating-Point Complex Multiplier with a Three-term Dot-Product Unit
Yun, Sangho
Sobelman, Gerald. E.
Zhou, Xiaofang
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2014, : 549 - 552
[7] Optimized Fused Floating-Point Many-Term Dot-Product Hardware for Machine Learning Accelerators
Kaul, Himanshu
Anders, Mark
Mathew, Sanu
Kim, Seongjong
Krishnamurthy, Ram
[J]. 2019 IEEE 26TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2019, : 84 - 87
[8] Mantissa-Aware Floating-Point Eight-Term Fused Dot Product Unit
Wang, Wen
Xia, Bingjie
Xiong, Bing
Han, Xiaoxia
Liu, Peng
[J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[9] Fused Floating-Point Magnitude Unit
Min, Jae Hong
Swartzlander, Earl E., Jr.
[J]. 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1383 - 1386
[10] Correctly Rounded Architectures for Floating-Point Multi-Operand Addition and Dot-Product Computation
Yao Tao
Gao Deyuan
Fan Xiaoya
Nurmi, Jari
[J]. PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 346 - 355

← 1 2 3 4 5 →