A Floating-Point Fused Dot-Product Unit

被引：26

作者：

Saleh, Hani H. ^{[1
]}

Swartzlander, Earl E., Jr. ^{[2
]}

机构：

[1] Intel Corp, 5000 Plaza Lake Blvd, Austin, TX 78746 USA

[2] Univ Texas Austin, ECE Dept, Austin, TX 78712 USA

来源：

2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN | 2008年

关键词：

D O I：

10.1109/ICCD.2008.4751896

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A floating-point fused dot-product unit is presented that performs single-precision floating-point multiplication and addition operations on two pairs of data in a time that is only 150% the time required for a conventional floating-point multiplication. When placed and routed in a 45nm process, the fused dot-product unit occupied about 70% of the area needed to implement a parallel dot-product unit using conventional floating-point adders and multipliers. The speed of the fused dot-product is 27% faster than the speed of the conventional parallel approach. The numerical result of the fused unit is more accurate because one rounding operation is needed versus at least three for other approaches.

引用

页码：427 / +

页数：2

共 50 条

[31] Energy Efficient Deeply Fused Dot-Product Multiplication Architecture
Wimer, Shmuel
Koren, Israel
[J]. 2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 115 - 122
[32] A Fused Continuous Floating-Point MAC on FPGA
Yuan, Min
Xing, Qianjian
Ma, Zhenguo
Yu, Feng
Xu, Yingke
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (09): : 1594 - 1598
[33] Accurate Floating-Point Product and Exponentiation
Graillat, Stef
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 994 - 1000
[34] THE SUPRENUM VECTOR FLOATING-POINT UNIT
KAMMER, H
[J]. PARALLEL COMPUTING, 1988, 7 (03) : 315 - 323
[35] Floating-point matrix product on FPGA
Bensaali, Faycal
Amira, Abbes
Sotudeh, Reza
[J]. 2007 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2007, : 466 - +
[36] A FLOATING-POINT RESIDUE ARITHMETIC UNIT
TAYLOR, FJ
HUANG, CH
[J]. JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1981, 311 (01): : 33 - 53
[37] Proxy Bits for Low Cost Floating-Point Fused Multiply-Add Unit
Kim, Hyunpil
Moon, Sangook
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (10)
[38] Floating-point fused multiply-add architectures
Quinnell, Eric
Swartzlander, Earl E., Jr.
Lemonds, Carl
[J]. CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 331 - +
[39] A Fused Floating-Point Three-Term Adder
Sohn, Jongwook
Swartzlander, Earl E., Jr.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (10) : 2842 - 2850
[40] Implementation of the Exponential Function in a Floating-Point Unit
Álvaro Vázquez
Elisardo Antelo
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 125 - 145

← 1 2 3 4 5 →