POWER2 floating-point unit: architecture and implementation

被引：0
|
作者：
机构：
来源：
Hicks, T.N. | 1600年 / IBM, Armonk, NY, United States卷 / 38期
关键词：
Computer architecture;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] POWER2 FLOATING-POINT UNIT - ARCHITECTURE AND IMPLEMENTATION
    HICKS, TN
    FRY, RE
    HARVEY, PE
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1994, 38 (05) : 525 - 536
  • [2] THE NS32081 FLOATING-POINT UNIT - ARCHITECTURE AND IMPLEMENTATION
    GAVRIELOV, M
    EPSTEIN, L
    IEEE MICRO, 1986, 6 (02) : 6 - 12
  • [3] Implementation of the Exponential Function in a Floating-Point Unit
    Álvaro Vázquez
    Elisardo Antelo
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 125 - 145
  • [4] Implementation of the exponential function in a floating-point unit
    Vázquez, A
    Antelo, E
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 125 - 145
  • [5] POWER2 AND POWERPC ARCHITECTURE AND IMPLEMENTATION - PREFACE
    HESTER, PD
    FILIP, B
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1994, 38 (05) : 490 - 491
  • [6] The POWER7 Binary Floating-Point Unit
    Boersma, Maarten
    Kroener, Michael
    Layer, Christophe
    Leber, Petra
    Mueller, Silvia M.
    Schelm, Kerstin
    2011 20TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH-20), 2011, : 87 - 91
  • [7] Design and Implementation of a Reduced Floating-Point Reconfigurable Computing Unit
    Wang, Xing
    Zhang, Duo-li
    Song, Yu-kun
    Du, Gao-ming
    INTERNATIONAL CONFERENCE ON COMPUTER, NETWORK SECURITY AND COMMUNICATION ENGINEERING (CNSCE 2014), 2014, : 164 - 170
  • [8] Implementation of Low Power and Area Efficient Floating-Point Fused Multiply-Add Unit
    Dhanabal, R.
    Sahoo, Sarat Kumar
    Bharathi, V.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 329 - 342
  • [9] ARCHITECTURE OF A FLOATING-POINT BUTTERFLY EXECUTION UNIT IN A 400-MFLOPS PROCESSOR VLSI AND ITS IMPLEMENTATION
    YAMAUCHI, H
    MIYANAGA, H
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3852 - 3860
  • [10] FLOATING-POINT PROCESSING .2. FLOATING-POINT ARRAY PROCESSOR IMPROVES COMPUTATIONAL POWER
    PERLMAN, RM
    EDN, 1986, 31 (02) : 195 - &
12345