Virtual parallelism support in reconfigurable processor arrays

被引：0
|
作者：
Maresca, Massimo [1 ]
Li, Hungwen [1 ]
机构：
[1] DIST-Univ of Genoa, Genoa, Italy
来源：
Journal of Information Science and Engineering | 1993年 / 9卷 / 01期
关键词：
Parallel processing systems;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：45 / 60
相关论文
共 50 条
  • [41] Reconfigurable Computing in the New Age of Parallelism
    Najjar, Walid
    Villarreal, Jason
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 255 - 262
  • [42] CONSTANT-TIME ALGORITHMS FOR THE CHANNEL ASSIGNMENT PROBLEM ON PROCESSOR ARRAYS WITH RECONFIGURABLE BUS SYSTEMS
    LIN, SS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (07) : 884 - 890
  • [43] Scalable Many-Domain Power Gating in Coarse-Grained Reconfigurable Processor Arrays
    Kissler, Dmitrij
    Gran, Daniel
    Salcic, Zoran
    Hannig, Frank
    Teich, Juergen
    IEEE EMBEDDED SYSTEMS LETTERS, 2011, 3 (02) : 58 - 61
  • [44] Reconfigurable Communication Processor: A New Approach for Network Processor
    孙华
    陈青山
    张文渊
    Journal of Shanghai Jiaotong University, 2003, (01) : 43 - 47
  • [45] Tagged Procedure Calls (TPC): Efficient Runtime Support for Task-Based Parallelism on the Cell Processor
    Tzenakis, George
    Kapelonis, Konstantinos
    Alvanos, Michail
    Koukos, Konstantinos
    Nikolopoulos, Dimitrios S.
    Bilas, Angelos
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2010, 5952 : 307 - 321
  • [46] Multimedia extensions for a reconfigurable processor
    Bigdeli, A
    Biglari-Abhari, M
    Leung, SHS
    Wang, KIK
    PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON INTELLIGENT MULTIMEDIA, VIDEO AND SPEECH PROCESSING, 2004, : 426 - 429
  • [47] Memory-level parallelism and processor microarchitecture
    Xie L.-G.
    Liu D.-F.
    Jisuanji Xuebao/Chinese Journal of Computers, 2011, 34 (04): : 694 - 704
  • [48] A simulation platform for reconfigurable processor
    Dai, P. (daiowen@126.com), 1659, Binary Information Press, P.O. Box 162, Bethel, CT 06801-0162, United States (09):
  • [49] Instruction-level parallelism and processor architecture
    Ebcioglu, K
    EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 939 - 939
  • [50] Generator of dynamically reconfigurable processor
    Sega, Takahiko
    Kanasugi, Akinori
    Ando, Ki
    ARTIFICIAL LIFE AND ROBOTICS, 2015, 20 (02) : 103 - 108
12345