共 50 条
- [31] EFFICIENT IMPLEMENTATION OF VIRTUAL COARSE GRAINED RECONFIGURABLE ARRAYS ON FPGAS 2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
- [32] Extracting Coarse-Grained Pipelined Parallelism Out of Sequential Applications for Parallel Processor Arrays ARCHITECTURE OF COMPUTING SYSTEMS-ARCS 2009, 22ND INTERNATIONAL CONFERENCE, 2009, 5455 : 4 - 15
- [33] Utilization of all Levels of Parallelism in a Processor Array with Subword Parallelism 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 391 - +
- [34] Parallel algorithms for generating combinatorial objects on linear processor arrays with reconfigurable bus systems Sadhana, 1997, 22 : 629 - 636
- [35] Parallel algorithms for generating combinatorial objects on linear processor arrays with reconfigurable bus systems SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 1997, 22 (5): : 629 - 636
- [36] Design methodology and trade-offs analysis for parameterized Dynamically Reconfigurable Processor Arrays 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 796 - 799
- [37] A reconfigurable processor architecture FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1160 - 1163
- [40] Decentralized Dynamic Resource Management Support for Massively Parallel Processor Arrays ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 87 - 94