Virtual parallelism support in reconfigurable processor arrays

被引：0
|
作者：
Maresca, Massimo [1 ]
Li, Hungwen [1 ]
机构：
[1] DIST-Univ of Genoa, Genoa, Italy
来源：
Journal of Information Science and Engineering | 1993年 / 9卷 / 01期
关键词：
Parallel processing systems;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：45 / 60
相关论文
共 50 条
  • [21] A Retargetable Compiler Based on Graph Representation for Dynamically Reconfigurable Processor Arrays
    Tunbunheng, Vasutan
    Amano, Hideharu
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (11) : 2655 - 2665
  • [22] Computing dominators and its applications on processor arrays with reconfigurable bus systems
    Kao, TW
    Horng, SJ
    SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 302 - 308
  • [23] Techniques for virtual hardware on a dynamically reconfigurable processor - an approach to tough cases
    Amano, H
    Inuo, T
    Kami, H
    Fujii, T
    Suzuki, M
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 464 - 473
  • [24] PARALLELISM INCREASES PROCESSOR SPEED
    GUNN, L
    ELECTRONIC DESIGN, 1989, 37 (19) : 119 - &
  • [25] Parallel directed graph algorithms on directional processor arrays with reconfigurable bus systems
    Kuo, CJ
    Hsu, CC
    Fang, WC
    NEW GENERATION COMPUTING, 1999, 17 (02) : 175 - 200
  • [26] On the search for effective spare arrangement of reconfigurable processor arrays using genetic algorithm
    Shigei, N
    Miyajima, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (09) : 1898 - 1901
  • [27] CONSTANT-TIME HOUGH TRANSFORM ON THE PROCESSOR ARRAYS WITH RECONFIGURABLE BUS SYSTEMS
    LIN, SS
    COMPUTING, 1994, 52 (01) : 1 - 15
  • [28] Overwrite configuration technique in multicast configuration scheme for dynamically reconfigurable processor arrays
    Tsutsumi, Satoshi
    Tunbunheng, Vasutan
    Hasegawa, Yohei
    Parimala, Adepu
    Nakamura, Takuro
    Nishimura, Takashi
    Amano, Hideharu
    ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 273 - 276
  • [29] COMPUTER-AIDED MODELING AND EVALUATION OF RECONFIGURABLE VLSI PROCESSOR ARRAYS WITH VHDL
    WANG, KC
    KUO, SY
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (02) : 185 - 197
  • [30] Parallel directed graph algorithms on directional processor arrays with reconfigurable bus systems
    Chi-Jung Kuo
    Chiun-Chieh Hsu
    Wei-Chen Fang
    New Generation Computing, 1999, 17 : 175 - 200
12345