共 50 条
- [2] A low power scheduling scheme with resources operating at multiple voltages [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 354 - 357
- [3] Low power scheduling with resources operating at multiple voltages [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A437 - A440
- [4] Low-power scheduling with resources operating at multiple voltages [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 536 - 543
- [6] A scheduling and partitioning scheme for low power circuit operating at multiple voltages [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 144 - 147
- [7] A synthesis scheme for simultaneous scheduling, binding, partitoning and placement with resources operating at multiple voltages [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 688 - 691
- [9] Low power scheduling method using multiple supply voltages [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5295 - +
- [10] Power and Resource Aware Scheduling with Multiple Voltages [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,