Power and Resource Aware Scheduling with Multiple Voltages

被引:0
|
作者
Zhang, Haotan [1 ,2 ]
Hao, Cong [2 ]
Wang, Nan [1 ]
Chen, Song [3 ]
Yoshimura, Takeshi [1 ]
机构
[1] Waseda Univ, Grad Sch IPS, Wakamatsu Ku, Hibikino 2-7, Kitakyushu, Fukuoka 8080135, Japan
[2] Shanghai Jiao Tong Univ, Shanghai 200240, Peoples R China
[3] Univ Sci & Technol China, Hefei 230026, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we address the problem of timing-constrained scheduling with resources operating at multiple voltages. Without the resource concern, a dual piecewise-linear programming formulation is proposed which can be transformed into a min-cost flow problem on a simplified flow graph. We present a two-stage method to minimize power and resource usage. In the first stage, an optimal dual piecewise-linear network simplex method (DPLNSM) is proposed to minimize the power consumption. The method is efficient, especially when the given maximum control step is large. In the second stage, a tabu-search based scheduling method is proposed to decrease the resource usage on the basis of power optimization, where tree transformation and list scheduling are done in each iteration. Experimental results show that our proposed method generates optimal solutions on the given benchmarks in a short time.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Scheduling with multiple voltages under resource constraints
    Sarrafzadeh, M
    Raje, S
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 350 - 353
  • [2] Low power scheduling with resources operating at multiple voltages
    Shiue, WT
    Chakrabarti, C
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A437 - A440
  • [3] Scheduling with multiple voltages
    Raje, S
    Sarrafzadeh, M
    [J]. INTEGRATION-THE VLSI JOURNAL, 1997, 23 (01) : 37 - 59
  • [4] Scheduling with multiple voltages
    Northwestern Univ, Evanston, United States
    [J]. Integr VLSI J, 1 (37-59):
  • [5] Low-power scheduling with resources operating at multiple voltages
    Shiue, WT
    Chakrabarti, C
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 536 - 543
  • [6] Low power scheduling scheme with resources operating at multiple voltages
    Manzak, Ali
    Chakrabarti, Chaitali
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [7] A methodology for low power scheduling with resources operating at multiple voltages
    Kumar, A
    Bayoumi, M
    Elgamel, M
    [J]. INTEGRATION-THE VLSI JOURNAL, 2004, 37 (01) : 29 - 62
  • [8] A low power scheduling scheme with resources operating at multiple voltages
    Manzak, A
    Chakrabarti, C
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (01) : 6 - 14
  • [9] Low power scheduling method using multiple supply voltages
    Tsai, Kun-Lin
    Lee, Ju-Yueh
    Ruan, Shanq-Jang
    Lai, Feipei
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5295 - +
  • [10] A low power scheduling scheme with resources operating at multiple voltages
    Manzak, A
    Chakrabarti, C
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 354 - 357