Low power scheduling method using multiple supply voltages

被引:0
|
作者
Tsai, Kun-Lin [1 ]
Lee, Ju-Yueh [1 ]
Ruan, Shanq-Jang [2 ]
Lai, Feipei [3 ]
机构
[1] Natl Taiwan Univ, Dept EE, Taipei 106, Taiwan
[2] Natl Taiwan Univ Sci & Technol, Dept ET, Taipei 106, Taiwan
[3] Natl Taiwan Univ, Detp CSIE, Taipei 106, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a method to solve the multiple supply voltage scheduling problem which is to assign the operational nodes of a control/data flow graph to a voltage level to minimize the average power consumption within a given computation time. Different from the previous researches focused on the operational nodes in the critical path and utilized the slack time to change the voltage of other nodes, our method can deal with all nodes without considering whether the node is in the critical path or not, and the benefit is that the voltage assignment of each node becomes more flexible. The proposed method consists of two phases, the scheduling phase and the adjusting, phase, and considers both the power (delay) of the computational components and the power (delay) of the level shifters. Experimental result shows that using three voltages on a number of standard benchmarks, an average power saving of 34.23% can be obtained if the delay overhead is set as 0, and 48.07% can be obtained if the total delay is set as 1.6 times of the original delay.
引用
收藏
页码:5295 / +
页数:2
相关论文
共 50 条
  • [1] Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages
    Ling Wang
    Yingtao Jiang
    Henry Selvaraj
    [J]. The Journal of Supercomputing, 2006, 35 : 93 - 113
  • [2] Scheduling and partitioning schemes for low power designs using multiple supply voltages
    Wang, L
    Jiang, YT
    Selvaraj, H
    [J]. JOURNAL OF SUPERCOMPUTING, 2006, 35 (01): : 93 - 113
  • [3] A low-power design method using multiple supply voltages
    Igarashi, M
    Usami, K
    Nogami, K
    Minami, F
    Kawasaki, Y
    Aoki, T
    Takano, M
    Mizuno, C
    Ishikawa, T
    Kanazawa, M
    Sonoda, S
    Ichida, M
    Hatanaka, N
    [J]. 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 36 - 41
  • [4] Low power scheduling with resources operating at multiple voltages
    Shiue, WT
    Chakrabarti, C
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A437 - A440
  • [5] Design of low-power domino circuits using multiple supply voltages
    Shieh, SJ
    Wang, JS
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 711 - 714
  • [6] Low power scheduling scheme with resources operating at multiple voltages
    Manzak, Ali
    Chakrabarti, Chaitali
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [7] Low-power scheduling with resources operating at multiple voltages
    Shiue, WT
    Chakrabarti, C
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 536 - 543
  • [8] A low power scheduling scheme with resources operating at multiple voltages
    Manzak, A
    Chakrabarti, C
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 354 - 357
  • [9] A methodology for low power scheduling with resources operating at multiple voltages
    Kumar, A
    Bayoumi, M
    Elgamel, M
    [J]. INTEGRATION-THE VLSI JOURNAL, 2004, 37 (01) : 29 - 62
  • [10] A low power scheduling scheme with resources operating at multiple voltages
    Manzak, A
    Chakrabarti, C
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (01) : 6 - 14