共 50 条
- [1] Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages [J]. The Journal of Supercomputing, 2006, 35 : 93 - 113
- [2] Scheduling and partitioning schemes for low power designs using multiple supply voltages [J]. JOURNAL OF SUPERCOMPUTING, 2006, 35 (01): : 93 - 113
- [3] A low-power design method using multiple supply voltages [J]. 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 36 - 41
- [4] Low power scheduling with resources operating at multiple voltages [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A437 - A440
- [5] Design of low-power domino circuits using multiple supply voltages [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 711 - 714
- [6] Low power scheduling scheme with resources operating at multiple voltages [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
- [7] Low-power scheduling with resources operating at multiple voltages [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 536 - 543
- [8] A low power scheduling scheme with resources operating at multiple voltages [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 354 - 357