Submicron BiCMOS compatible high voltage MOS transistors

被引：0
|
作者：
Li, Yong Q. [1 ]
Salama, C.A.T. [1 ]
机构：
[1] Univ of Toronto, Toronto, Canada
来源：
IEEE International Symposium on Power Semiconductor Devices & ICs | 1994年
关键词：
Electric breakdown - Electric resistance - Fabrication - Integrated circuit layout - Mathematical models - MOS devices - MOSFET devices - Optimization - Semiconductor device structures - Semiconductor doping - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The design and implementation of high-voltage MOS transistors fully compatible with 0.8μm BiCMOS technology is considered in this paper. Two-dimensional simulations were used in the design of the structures. Three different structures are presented. The results indicate that it is possible to implement MOS devices with a pitch of 8μm, breakdown voltage of the order of 20 to 50V and specific on-resistance of the order of 0.8 to 10 mΩcm2 by minor layout modifications and without changes in the process itself.
引用
收藏
页码：355 / 358
相关论文
共 50 条
  • [1] A fully resurfed, BiCMOS-compatible, high voltage MOS transistor
    Liu, M
    Salama, CAT
    Schvan, P
    King, M
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 143 - 146
  • [2] Design and characterization of submicron BiCMOS compatible high-voltage NMOS and PMOS devices
    Univ of Toronto, Toronto, Canada
    IEEE Trans Electron Devices, 2 (331-338):
  • [3] Design and characterization of submicron BiCMOS compatible high-voltage NMOS and PMOS devices
    Li, YQ
    Salama, CAT
    Seufert, M
    Schvan, P
    King, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) : 331 - 338
  • [4] High-voltage LDMOS transistors fully compatible with a deep-submicron 0.35 μm CMOS process
    Santos, P. M.
    Costa, Vitor
    Gomes, M. C.
    Borges, Beatriz
    Lanca, Mario
    MICROELECTRONICS JOURNAL, 2007, 38 (01) : 35 - 40
  • [5] Mismatch characterization of submicron MOS transistors
    Bastos, J
    Steyaert, M
    Pergoot, A
    Sansen, W
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 12 (02) : 95 - 106
  • [6] Characterizing the mismatch of submicron MOS transistors
    Lovett, SJ
    Clancy, R
    Welten, M
    Mathewson, A
    Mason, B
    ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 1996, : 39 - 42
  • [7] On the punchthrough phenomenon in submicron MOS transistors
    Motorola, Inc, Austin, United States
    IEEE Trans Electron Devices, 5 (847-855):
  • [8] Mismatch Characterization of Submicron MOS Transistors
    J. Bastos
    M. Steyaert
    A. Pergoot
    W. Sansen
    Analog Integrated Circuits and Signal Processing, 1997, 12 : 95 - 106
  • [9] On the punchthrough phenomenon in submicron MOS transistors
    Fu, KY
    Tsang, YL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (05) : 847 - 855
  • [10] A high voltage line driver for subscriber loop interfaces in a low voltage submicron BiCMOS technology
    Aliahmad, M
    Salama, CAT
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 17 (03) : 261 - 274
12345