共 50 条
- [21] Analysis of CMOS-Memristive Analog Multiplier Design 2018 2ND INTERNATIONAL CONFERENCE ON COMPUTING AND NETWORK COMMUNICATIONS (COCONET), 2018, : 220 - 224
- [22] A low voltage CMOS square law analog multiplier 1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 5 - 8
- [23] A Low Voltage CMOS Analog Multiplier With High Linearity 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 257 - +
- [24] LV/LP CMOS high speed analog multiplier APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 21 - 24
- [25] LV/LP CMOS high speed analog multiplier IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings, 1998, : 21 - 24
- [26] Analog CMOS four-quadrant multiplier and divider ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
- [28] 0.25μm CMOS analog multiplier for polynomial predistorter 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 191 - 194
- [30] The CMOS analog multiplier free from mobility reduction IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 23 - 28