The 65nm question

被引：0
|
作者：
Monahan, Kevin [1 ]
机构：
[1] KLA-Tencor's Patterning Solutions G.
来源：
European Semiconductor | 2004年 / 26卷 / 12期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：45 / 46
相关论文
共 50 条
  • [21] Process Variability at the 65nm node and Beyond
    Nassif, Sani R.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 1 - 7
  • [22] Implementation of the 65nm cell broadband engine
    Riley, M.
    Flachs, B.
    Dhong, S.
    Gervais, G.
    Weitzel, S.
    Wang, M.
    Boerstler, D.
    Bolliger, M.
    Keaty, J.
    Pille, J.
    Berry, R.
    Takahashi, O.
    Nishino, Y.
    Uchino, T.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 717 - +
  • [23] Salicidation issue in 65nm technology development
    Tan, H.
    Tan, P. K.
    Hendarto, E.
    Toh, S. L.
    Wang, Q. F.
    Cai, J. L.
    Deng, Q.
    Ng, T. H.
    Goh, Y. W.
    Mai, Z. H.
    Lam, J.
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 44 - +
  • [24] 65nm CMOS BULK to SOI comparison
    Pelloie, J. L.
    Laplanche, Y.
    Chen, T. F.
    Huang, Y. T.
    Liu, P. W.
    Chiang, W. T.
    Huang, M. Y. T.
    Tsai, C. H.
    Cheng, Y. C.
    Tsai, C. T.
    Ma, G. H.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 69 - +
  • [25] 揭露65nm工艺的秘密
    exiang
    大众硬件, 2005, (09) : 73 - 78
  • [26] Lithography oriented Dff for 65nm and beyond
    Kyoh, S.
    Kotani, T.
    Kobayashi, S.
    Ikeuchi, A.
    Inoue, S.
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [27] 65nm/45nm工艺及其相关技术
    翁寿松
    微纳电子技术, 2004, (07) : 10 - 14
  • [28] Reticle enhancement verification for the 65nm and 45nm nodes
    Lucas, Kevin
    Patterson, Kyle
    Boone, Robert
    Miramond, Corinne
    Borjon, Amandine
    Belledent, Jerome
    Toublan, Olivier
    Entradas, Jorge
    Trouiller, Yorick
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [29] Assessing technology tradeoffs for 65nm logic circuits
    Pramanik, D
    Cote, M
    Beaudette, K
    Axelrad, V
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 30 - 41
  • [30] Role of test in yield learning for 65nm and beyond
    Taneja, Sanjiv
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 1097 - 1097
12345