The 65nm question

被引：0
|
作者：
Monahan, Kevin [1 ]
机构：
[1] KLA-Tencor's Patterning Solutions G.
来源：
European Semiconductor | 2004年 / 26卷 / 12期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：45 / 46
相关论文
共 50 条
  • [31] The study of contact hole for 65nm node with KrF
    You, Tae-Jun
    Ko, Sung-Woo
    Moon, James
    Ahn, Yeong-Bae
    Nam, Byung-Ho
    Yim, Dong-Gyu
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
  • [32] On the interaction of ESD, NBTI and HCI in 65nm technology
    Mishra, Rahul
    Mitra, S.
    Gauthier, R.
    Ioannou, D. E.
    Kontos, D.
    Chatty, K.
    Seguin, C.
    Halbach, R.
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 17 - +
  • [33] 65nm工艺FPGA已趋成熟
    今日电子, 2007, (06) : 78 - 78
  • [34] Designing for power, a 65nm lead microprocessor example
    Rahal-Arabi, Tawfik
    Muhtaroglu, Ali
    Taylor, Greg
    10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2006, : 163 - +
  • [35] Multi-bit upsets in 65nm SOISRAMS
    Cannon, Ethan H.
    Gordon, Michael S.
    Heidel, David F.
    Kleinsowski, A. J.
    Oldiges, Phil
    Rodbell, Kenneth P.
    Tang, Henry H. K.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 195 - +
  • [36] 65nm及以下IC制造挑战
    电子产品世界, 2005, (09) : 117 - 119
  • [37] A Compact 67 GHz Oscillator in 65nm CMOS
    Pepe, Domenico
    Zito, Domenico
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [38] 65nm Poly Gate Etch Challenges and Solutions
    Huang, Yi
    Du, Shan-Shan
    Zhang, Hai-Yang
    Chen, Hai-Hua
    Han, Qiu-Hua
    Chang, Shih-Mou
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1158 - 1161
  • [39] 65nm CMOS technology for low power applications
    Steegen, A
    Mo, R
    Sun, RMMC
    Eller, M
    Leake, G
    Vietzke, D
    Tilke, A
    Guarin, F
    Fischer, A
    Pompl, T
    Massey, G
    Vayshenker, A
    Tan, WL
    Ebert, A
    Lin, W
    Gao, W
    Lian, J
    Kim, JP
    Wrschka, P
    Yang, JH
    Ajmera, A
    Knoefler, R
    Teh, YW
    Jamin, F
    Park, JE
    Hooper, K
    Griffin, C
    Nguyen, P
    Klee, V
    Ku, V
    Baiocco, C
    Johnson, G
    Tai, L
    Benedict, J
    Scheer, S
    Zhuang, H
    Ramanchandran, V
    Matusiewicz, G
    Lin, YH
    Siew, YK
    Zhang, F
    Leong, LS
    Liewl, SL
    Park, KC
    Lee, KW
    Hong, DH
    Choi, SM
    Kaltalioglu, E
    Kim, SO
    Naujok, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72
  • [40] Microeconomics of overlay control at the 65nm technology node
    Allgair, JA
    Monahan, KM
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 103 - 106
12345