Device simulation with quasi three-dimensional temperature analysis for short-channel poly-Si thin-film transistor

被引：0

作者：

Shimatani, Tamio ^{[1
]}

Matsumoto, Takuji ^{[1
]}

Hashimoto, Takeshi ^{[1
]}

Kato, Noriji ^{[1
]}

Yamada, So ^{[1
]}

Koyanagi, Mitsumasa ^{[1
]}

机构：

[1] Hiroshima Univ, Higashi-Hiroshima, Japan

来源：

Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers | 1994年 / 33卷 / 1 B期

关键词：

Grain boundaries - Semiconducting silicon - Substrates - Thermal conductivity of solids - Thermal effects - Thermoanalysis - Thin film devices - Three dimensional - Transistors;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A new poly-Si thin-film transistor (TFT) device simulator for quasi three-dimensional temperature analysis has been developed. In this simulator, the influences of the grain boundaries are incorporated into the mobility model when the basic semiconductor equations are solved. Furthermore, we have taken into account the self-heating effect owing to a small thermal conductivity of the insulating substrate using quasi three-dimensional temperature analysis. We could accurately analyze the temperature rise effect and the avalanche short-channel effect in the short-channel poly-Si TFT.

引用

页码：619 / 622

共 50 条

[41] Dependence of Sub-Thermionic Swing on Channel Thickness and Drain Bias of Poly-Si Junctionless Thin-Film Transistor
Ma, William Cheng-Yu
Wang, Jia-Yi
Wang, Hsiao-Chun
Huang, Yan-Jia
Yu, Li-Wei
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (08) : 1122 - 1125
[42] Control and analysis of leakage currents in poly-Si thin-film transistors
Brotherton, SD
Ayres, JR
Trainor, MJ
JOURNAL OF APPLIED PHYSICS, 1996, 79 (02) : 895 - 904
[43] Ultra-low temperature poly-Si thin film transistor for plastic substrate
Kim, DY
Kwon, JY
Jung, JS
Park, KB
Cho, HS
Lim, H
Kim, JM
Yin, HX
Zhang, XX
Noguchi, T
Noguchi, T
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 : S61 - S63
[44] Hall Effect in a p-type poly-Si Thin-Film Transistor with Hall Terminals
Shiga, Haruki
Yoshikawa, Akito
Matsumoto, Takaaki
Miyamura, Shogo
Matsuda, Tokiyoshi
Kimura, Mutsumi
Ozawa, Tokuro
Aoki, Koji
Kuo, Chih-Che
2015 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2015,
[45] Stimulus performance of poly-Si thin-film transistor in in-vitro experiment for artificial retinas
1600, Institute of Electrical and Electronics Engineers Inc., United States
[46] Stimulus Performance of Poly-Si Thin-Film Transistor in in-vitro Experiment for Artificial Retinas
Tomioka, Keisuke
Haruki, Shota
Matsuda, Tokiyoshi
Kimura, Mutsumi
2016 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2016, : 42 - 43
[47] High-Performance Poly-Si Vertical Nanowire Thin-Film Transistor and the Inverter Demonstration
Le, T. T.
Yu, H. Y.
Sun, Y.
Singh, N.
Zhou, X.
Shen, N.
Lo, G. Q.
Kwong, D. L.
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 770 - 772
[48] ENLARGEMENT OF POLY-SI FILM GRAIN-SIZE BY EXCIMER LASER ANNEALING AND ITS APPLICATION TO HIGH-PERFORMANCE POLY-SI THIN-FILM TRANSISTOR
KURIYAMA, H
KIYAMA, S
NOGUCHI, S
KUWAHARA, T
ISHIDA, S
NOHDA, T
SANO, K
IWATA, H
KAWATA, H
OSUMI, M
TSUDA, S
NAKANO, S
KUWANO, Y
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1991, 30 (12B): : 3700 - 3703
[49] Low-temperature and low-cost excimer laser doping for poly-Si thin-film transistor fabrication
Imokawa, Kaname
Tanaka, Nozomu
Suwa, Akira
Nakamura, Daisuke
Sadoh, Taizoh
Goto, Tetsuya
Ikenoue, Hiroshi
LASER-BASED MICRO- AND NANOPROCESSING XIII, 2019, 10906
[50] Characteristics of Planar Junctionless Poly-Si Thin-Film Transistors With Various Channel Thickness
Lin, Horng-Chih
Lin, Cheng-I
Lin, Zer-Ming
Shie, Bo-Shiuan
Huang, Tiao-Yuan
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1142 - 1148

← 1 2 3 4 5 →