Device simulation with quasi three-dimensional temperature analysis for short-channel poly-Si thin-film transistor

被引：0

作者：

Shimatani, Tamio ^{[1
]}

Matsumoto, Takuji ^{[1
]}

Hashimoto, Takeshi ^{[1
]}

Kato, Noriji ^{[1
]}

Yamada, So ^{[1
]}

Koyanagi, Mitsumasa ^{[1
]}

机构：

[1] Hiroshima Univ, Higashi-Hiroshima, Japan

来源：

Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers | 1994年 / 33卷 / 1 B期

关键词：

Grain boundaries - Semiconducting silicon - Substrates - Thermal conductivity of solids - Thermal effects - Thermoanalysis - Thin film devices - Three dimensional - Transistors;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A new poly-Si thin-film transistor (TFT) device simulator for quasi three-dimensional temperature analysis has been developed. In this simulator, the influences of the grain boundaries are incorporated into the mobility model when the basic semiconductor equations are solved. Furthermore, we have taken into account the self-heating effect owing to a small thermal conductivity of the insulating substrate using quasi three-dimensional temperature analysis. We could accurately analyze the temperature rise effect and the avalanche short-channel effect in the short-channel poly-Si TFT.

引用

页码：619 / 622

共 50 条

[21] Tr-gate Poly-Si Thin-Film Transistor with Nanowire Channels
Hsu, Hsing-Hui
Lin, Horng-Chih
Huang, Tiao-Yuan
2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 149 - +
[22] Surface potential based poly-si thin-film transistor model for SPICE
Ikeda, Hiroyuki
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 866 - 869
[23] A poly-Si thin-film transistor EEPROM cell with a folded floating gate
Hur, SH
Lee, NI
Lee, JW
Han, CH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (02) : 436 - 438
[24] The effect of lightly doped drain in short channel low temperature poly-Si thin film transistor for active matrix display
Park, J. H.
Nam, W. J.
Lee, J. H.
Lee, K. Y.
Yoo, K. J.
Park, H. H.
Han, M. K.
IDW/AD '05: PROCEEDINGS OF THE 12TH INTERNATIONAL DISPLAY WORKSHOPS IN CONJUNCTION WITH ASIA DISPLAY 2005, VOLS 1 AND 2, 2005, : 1233 - 1234
[25] A P-channel poly-Si/Si1-xGex/Si sandwiched conductivity modulated thin-film transistor
Zhu, CX
Sin, JKO
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (09) : 470 - 472
[26] Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization
Samsung Electronics Co, Ltd, Kyungki-Do, Korea, Republic of
IEEE Electron Device Lett, 4 (160-162):
[27] Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization
Lee, SW
Joo, SK
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (04) : 160 - 162
[28] A high performance thin-film transistor using a low temperature poly-Si by silicide mediated crystallization
Kwak, WK
Cho, BR
Yoon, SY
Park, SJ
Jang, J
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (03) : 107 - 109
[29] Photosensitivity Analysis of Low-Temperature Poly-Si Thin-Film Transistor Based on the Unit-Lux-Current
Tai, Ya-Hsiang
Kuo, Yan-Fu
Lee, Yun-Hsiang
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) : 50 - 56
[30] Remarkable Improvement in Foldability of Poly-Si Thin-Film Transistor on Polyimide Substrate Using Blue Laser Crystallization of Amorphous Si and Comparison with Conventional Poly-Si Thin-Film Transistor Used for Foldable Displays
Do, Youngbin
Jeong, Duk Young
Lee, Suhui
Kang, Seongbok
Jang, Seonhyang
Jang, Jin
ADVANCED ENGINEERING MATERIALS, 2020, 22 (05)

← 1 2 3 4 5 →