Properties of the p+ poly-Si gate fabricated using the As preamorphization method

被引:0
|
作者
Kim, Yeo Hwan [1 ]
Kwon, Sang Jik [1 ]
Chun, Kuk Jin [1 ]
Lee, Jong Duk [1 ]
机构
[1] Seoul Natl Univ, Seoul, Korea, Republic of
关键词
Amorphous films - Annealing - Arsenic - Boron - Composition effects - Diffusion in solids - Electric conductivity of solids - Gates (transistor) - Grain growth - Grain size and shape - Ion implantation - MOSFET devices;
D O I
暂无
中图分类号
学科分类号
摘要
In a deep submicon p-channel metal oxide field effect transistor (PMOSFET), the importance of the p+ poly-Si gate with less boron penetration and higher conductivity increases. With As implantation prior to B+ implantation, the conductivity of the p+ poly-Si gate was improved and the boron penetration was suppressed. These phenomena can be attributed to the enhancement of the grain growth in the As-preamorphized film and the retarded boron diffusion during annealing. DC conductivity of the film preamorphized by As+ ions at 180 keV and 4×1014 cm-2 was about 36% higher than that of the B implanted film without As preimplantation, in spite of the carrier compensation effect. Cross-sectional transmission electron microscopy (XTEM) micrographs show the bilayer with an upper layer of larger grain size (approximately 0.22 μm) and a lower layer of smaller grain size (approximately 0.03 μm) in the preamorphized and annealed film.
引用
收藏
页码:2468 / 2473
相关论文
共 50 条
  • [1] PROPERTIES OF THE P(+) POLY-SI GATE FABRICATED USING THE AS PREAMORPHIZATION METHOD
    KIM, YH
    KWON, SJ
    CHUN, KJ
    LEE, JD
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (5A): : 2468 - 2473
  • [2] Study of forming a p+ poly-Si gate by inductively coupled nitrogen plasma nitridation of the stacked poly-Si layers
    Juang, MH
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (04): : 1937 - 1941
  • [3] Characterization of 4H-SiC PMOSFET with P+ Poly-Si Gate
    Hung, Chia-Lung
    Tsui, Bing-Yue
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [4] Gate current and oxide reliability in p+ poly MOS capacitors with poly-Si and poly-Ge0.3Si0.7 gate material
    Salm, C
    Klootwijk, JH
    Ponomarev, Y
    Boos, PWH
    Gravesteijn, DJ
    Woerlee, PH
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (07) : 213 - 215
  • [5] Characterization of B2H6 plasma doping for converted p+ poly-Si gate
    Oh, Jae-Geun
    Lee, J. K.
    Hwang, S. H.
    Cho, H. J.
    Sohn, Y. S.
    Sheen, D. S.
    Pyi, S. H.
    Lee, S. W.
    Hahn, S. H.
    Jeon, Y. B.
    Fang, Z.
    Singh, V.
    ION IMPLANTATION TECHNOLOGY, 2006, 866 : 25 - +
  • [6] Stress-induced leakage current in p+ poly MOS capacitors with poly-Si and Poly-Si0.7Ge0.3 gate material
    Houtsma, VE
    Holleman, J
    Salm, C
    Widdershoven, FP
    Woerlee, PH
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (07) : 314 - 316
  • [7] Low temperature electrical performance of ultrathin oxide MOS capacitors with p+ poly-Si1-xGex and poly-Si gate materials
    Jacob, AP
    Myrberg, T
    Yousif, MYA
    Nur, O
    Willander, M
    Lundgren, P
    Sveinbjörnsson, EÖ
    Caymax, M
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 668 - 671
  • [8] Cryogenic performance of ultrathin oxide MOS capacitors with in situ doped p+ poly-Si1-xGex and poly-Si gate materials
    Jacob, AP
    Myrberg, T
    Nur, O
    Willander, M
    Lundgren, P
    Sveinbjörnsson, EÖ
    Ye, LL
    Thölen, A
    Caymax, M
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2002, 17 (09) : 942 - 946
  • [9] Investigation of converted p+ poly-Si gate formed by B18Hx+ cluster ion implantation
    Hwang, Sun-Hwan
    Kim, D. S.
    Joo, Y. H.
    Oh, J. G.
    Lee, J. K.
    Jung, T. W.
    Cho, H. J.
    Sohn, Y. S.
    Sheen, D. S.
    Pyi, S. H.
    Kim, Steve
    Huh, T. H.
    Krull, W. A.
    Cho, H. T.
    ION IMPLANTATION TECHNOLOGY, 2006, 866 : 163 - +
  • [10] Effects of poly-Si annealing on gate oxide charging damage in poly-Si gate etching process
    Chong, D
    Yoo, WJ
    Chan, L
    See, A
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 197 - 202